A Full Bridge Inverter with Soft Switching Technique Using SPWM Scheme

Suma¹, Sangamesh Sakri²

¹PG Student Department of EEE, PDA College of Engineering Kalaburagi-585102, India

²Associate Professor Department of EEE, PDA College of EngineeringKalaburagi-585102, India

Abstract: A Full Bridge Inverter with Soft Switching Using Spwm Scheme is investigated. A novel sinusoidal pulse width modulation scheme for the ZVS full bridge inverter (ZVS SPWM) is proposed in this paper. The ZVS SPWM is evolved from the double-frequency SPWM by adding gate drive to the auxiliary switch. The ZVS condition is analyzed and the circulation loss of the resonant branch is optimized by adjusting the energy storage in the resonant inductor. The reverse recovery of the body-diode of MOSFET is relieved and ZVS is realized for both main and auxiliary switches. The filter inductors are significantly reduced with higher switching frequency. The design guideline of resonant parameters and the implementation of ZVS SPWM in PIC controller are introduced.

Keywords: Full-bridge inverter, pulse width modulation, zero-voltage switching (ZVS)

1. Introduction

According to the predecessors' research, the dc side ZVS full bridge inverters have the simplest structure. With this principal advantage, this paper mainly focuses on improving the efficiency and power density of dc side ZVS full-bridge inverter. In ZVS full-bridge inverter the circulation loss is found to be high with existing modulation scheme. In order to optimize the efficiency, a novel ZVS SPWM scheme is proposed. For the purpose of realizing the ZVS condition, an adjustable short-circuit stage controlled by the short-circuit pulse in every switching cycle is designed to reset the energy in the auxiliary resonant branch. The duration of the shortcircuit stage varies according to the different load condition for optimizing the efficiency in both light and heavy load cases. The ZVS condition will be analyzed and the design procedure for the ZVS SPWM will be presented in this paper. MOSFETs are utilized and zero-voltage switching for both main and auxiliary switches is realized. The filter is reduced with higher switching frequency and a 3 kW prototype is built to verify the theoretical analysis. Another solution to reduce the switching loss and suppress the reverse recovery is the soft-switching technique, which has been investigated by predecessors. External slow recovery antiparallel diodes are used and the ZVS condition is obtained by using their high reverse recovery energy. However, the

voltage stress of the inverters discussed above is higher than the dc bus voltage. The device voltage of the ZVS dc link single-phase inverter is clamped to the dc bus voltage by changing the configuration of the auxiliary resonant branch and a modified unipolar PWM scheme is applied to achieve the zero-voltage switching. Besides, soft-switching technique is also applied in the ac side of full-bridge inverters. The fullbridge inverter using a simple ZVS PWM commutation cell achieves zero-voltage switching for main switches and zerocurrent switching for auxiliary switches. The voltage stress is the same as the dc bus voltage whereas two auxiliary switches are needed. The ZVS inverter proposed in solves the magnetizing current resetting problem in classical coupledmagnetic type ZVS inverter with two coupled inductors in



The concept of sinusoidal pulse-width modulation (PWM) was introduced in an attempt to reduce the harmonic contents at the output voltage.

2. PWM techniques for VSI

In an inverter the output voltage can also be adapted by applying a controller itself in the inverter. The better method for powerful output this can be done by pulse width modulation control using itself interior of an inverter. By implementing this method, a constant dc input voltage is disposed into the inverter. Also an unflappable ac output voltage is accessed by regulating the on and off duration of the inverter units. PWM techniques are represented by fixed amplitude pulses. This is the most suitable method of controlling the output voltage. This method is labeled as Pulse-Width Modulation (PWM) Control. The advantages enchanted by PWM techniques are mentioned as a) Without any other units in this method the output voltage can be controlled easily. b) With the controlling of the output voltage, lower order harmonics can be erased or minimized.

Volume 6 Issue 9, September 2017 <u>www.ijsr.net</u> Licensed Under Creative Commons Attribution CC BY The filtering elements are minused as higher order harmonics can be filtered calmly. The major disadvantage of PWM method is that SCRs are costly as they should carry low turnon and turn-off times. PWM inverters are very much suitable in industrial applications. After the modulated to achieve the output voltage control of inverter and to minimise the harmonics present by the width of these pulses.

3. Circuit Diagram and Its Explanation

The reverse recovery of the body-diode is a severe trouble in the MOSFET full-bridge inverter, which occurs during the commutation from the body-diode to the MOSFET. Fig. 1 shows two types of such commutation in the MOSFET fullbridge inverter. For unipolar SPWM and double-frequency (DF) SPWM the commutation appears at only one phase leg as shown in Fig. 1(a). Fig. 1(b) shows the commutation process at both phase legs when bipolar SPWM is used. The MOSFET (S1) suffers not only the load current (*io*) but also the high reverse recovery current (*irr*) of the body-diode (D4) during the hard-switching turn-on process, which not only makes higher turn-on loss, but also cause high current stress to the switch.

In Fig. 3, an auxiliary branch is installed between the dc bus and the inverter. It is composed of an auxiliary MOSFET Sa, clamping capacitor Cc, resonant inductor Lr and resonant capacitor Cra . The capacitors Cr1 , Cr4 are paralleled capacitors to the main switches. Before the commutation from body-diode to MOSFET in Fig. 3, the auxiliary switch Sa is turned off and the dc voltage Vdc across the phase leg can be resonated to zero by the resonant process. Therefore, the main switches achieve ZVS turn-on. The drive pulses based on bipolar SPWM proposed is shown in Fig. 2(a). The waveforms show the situation in the positive half cycle with unity power factor. In one switching period, the auxiliary switch is turned off by drive pulse vgsa before main switch S1 and S3 are turned on. Since there is no reverse recovery during the commutation from S1 to D4 and S3 to D2, the auxiliary switch does not need to take switching action. Similarly the drive pulse vgsa based on unipolar SPWM and DF SPWM can be derived from the bipolar SPWM as shown in Fig. 2(b) and (c). For unipolar SPWM the auxiliary switch is turned off and on once in a switching period while it is turned off and on twice for DF SPWM. The reason is that in the case of DF SPWM the modulation waves of each phase leg have a 180° phase shift so that the commutations from body-diode to MOSFET of each phase leg are separated. With different SPWM schemes the resonant process after turning off the auxiliary switch can be separated into two types. Fig. 3 shows the resonant circuit with bipolar SPWM and its equivalent circuit. The arrows signify the reference direction of the currents. equivalent circuit. The arrows signify the reference direction of the currents. DF SPWM has the advantage of lower current ripple and reduced harmonics which is beneficial to reduce the filter. Hence, the novel ZVS SPWM proposed in this paper is the combination of the DF

SPWM and the short-circuit pulse. The switching sequence for unity power factor application is presented in Fig. 4. In the positive half cycle of the load current the reverse recovery of body-diode appears during the commutation from D4 to S1 (falling edge of vc1 equals to vm1) and D2 to S3 (rising edge of vc1 equals to vm2). In the negative half cycle the commutation from body-diode to MOSFET occurs when the falling edge of vc1 equals to vm2 (D3 to S2) and rising edge of vc1 equals to vm1(D1 to S4).

The operation stages with the proposed ZVS SPWMare given as follows: The switching waveforms in a switching period and operation circuits are shown in Figs. 5 and 6. The analysis is based on the steady operation state. The output filters (L1 and L2) and the clamping capacitor (Cc) are supposed to be large enough so the load current and the voltage across the clamping capacitor (Vcc) could be treated as constants in a switching period. The output filters and the grid are replaced by an ideal sinusoidal current source for simplification. The resonant capacitor paralleled with MOSFET represents the parasitic capacitance and the external capacitor. The resonant capacitors of the main switches have equal capacitance.

Stage 1 (Freewheel, t0 - t1): The load current *io* is freewheeling through the main switches S3 and S4. The voltage across the resonant inductor Lr is clamped to -Vcc

Stage 2 (Freewheel, t1 - t2): The main switch S4 is turned off at t1 by SPWM. The load current *io* is freewheeling through the main switch S3 and the body diode D4.

Stage 3 (Resonance, t2 - t3): The gate-source voltage (vgsa) of auxiliary switch Sa is set to zero at t2 by ZVS SPWM. The switching speed of the superjunction MOSFET, the drain-source channel of Sa is turned off rapidly. The resonant capacitors Cr1 and Cr2 are discharged while Cra is charged by the resonant inductor. The initial resonant current *iLr* at t2 is defined as Ires1. During the resonant process the current *iLr* reaches its minimum value Imin. Stage 3 ends when the voltage across capacitors Cr1 and Cr2 is discharged to zero.

Stage 4 (Charging, t3 - t4): After the voltage of main switches S1 and S2 resonates to zero, the body-diodes (D1 and D2) turn on. The voltage of both phase legs is clamped to zero and the ZVS turn-on of main switches S1 and S2 is achieved. The voltage across the resonant inductor Lr is clamped to Vdc. The current in resonant inductor begins to increase. Then the short-circuit pulse is sent to all the main switches before the current in resonant inductor increases to zero and Stage 4 is finished.

Stage 5 (Short-Circuit and Charging, t4 - t5): Main switches S1, S2 and S4 are ZVS turned on by the short-circuit pulse at t4. The current *iLr* keeps increase through the MOSFETs. The body-diodes are bypassed because of the low on resistance of MOSFET and the reverse recovery is relieved.

At t5, the current *iLr* is equal to Isc.

Stage 6 (Resonance, t5 - t6): At t5, the short-circuit pulse vsc is removed from all the main switches. S1 and S3 keep turning on by the high level drive pulse of DF SPWM. The drainsource channels of S2 and S4 are turned off rapidly without the short-circuit pulse. Then capacitors Cr2 and Cr4 are charged while Cra is discharged by the resonant inductor.

Volume 6 Issue 9, September 2017 <u>www.ijsr.net</u> Licensed Under Creative Commons Attribution CC BY

International Journal of Science and Research (IJSR) ISSN (Online): 2319-7064 Index Copernicus Value (2015): 78.96 | Impact Factor (2015): 6.391

The current in resonant inductor *iLr* reaches its maximum value *I*max during the resonant process. Stage 6 ends when the voltage across capacitor *Cra* is discharged to zero. The load current *io* flows through main switches *S*1 and *S*3 and the commutation from the body-diode *D*3 to main switch *S*1 finishes.

Stage 7 (Clamping, t6 - t7): The body-diode (*Da*) of auxiliary switch turns on at t6. The drain-source voltage *vdsa* is clamped to zero and the voltage across the resonant inductor is -Vcc. The dc voltage source begins to transfer energy to the grid.

Stage 8 (t7 - t8): The auxiliary switch Sa is ZVS turned on at t7. The durations from t6 to t8 depend on the SPWM.

Stage 9 (t8 - t9): The drain-source channel of S3 is turned off rapidly at t8 by SPWM. The charging of capacitor Cr3 and the discharging of capacitor Cr2 both help the ZVS turn-on of main switch S2 and ZVS turn-off of main switch S3.

Stage 10 (t9 - t10): The voltage across resonant capacitor Cr^2 is discharged to zero by the load current *io* and the bodydiode (D2) of main switch S2 turns on at t9. Main switch S2 is ZVS turned on by SPWM at t10. The duration of stage 9 and

Stage 10 (t8 - t10) is the dead-time of SPWM.

*Stage 11 (t*10–*t*11): Main switch *S*2 is ZVS turned on by the SPWM. This stage is similar to stage 1.





Volume 6 Issue 9, September 2017 <u>www.ijsr.net</u> Licensed Under Creative Commons Attribution CC BY

International Journal of Science and Research (IJSR) ISSN (Online): 2319-7064 Index Copernicus Value (2015): 78.96 | Impact Factor (2015): 6.391





4.1 Output Waveforms



Figure 9: Input voltage



Figure 12: Switching Pulses



Figure 11: Output voltage

5. Conclusion

A ZVS grid-connected full-bridge inverter with a novel ZVS SPWM scheme is proposed in this paper. Both main switches and auxiliary switch can realize ZVS operation and the reverse recovery of the body-diode is relieved. Comparing with the existing ZVS full-bridge inverter, external parallel diodes are removed and smaller filter is used with higher switching frequency to save the cost and reduce the size. High efficiency from light load to heavy load is achieved by adjusting the resonant energy.

References

- [1] Y. Xue, L. Chang, S. B. Kjaer, J. Bordonau, and T. Shimizu, "Topologies of single-phase inverters for small distributed power generators: An overview," *IEEE Trans. Power Electron.*, vol. 19, no. 5, pp. 1305–1314, Sep. 2004.
- [2] M. D. Bellar, T. S. Wu, A. Tchamdjou, J. Mahdavi, and M. Ehsani, "A review of soft switched dc-ac converters," *IEEE Trans. Ind. Appl.*, vol. 34, no. 4, pp. 847–860, Jul./Aug. 1998.
- [3] W. Yu, J.-S. Lai, H. Qian, and C. Hutchens, "Highefficiency MOSFET inverter with H6-type configuration for photovoltaic nonisolated ac-module applications," *IEEE Trans. Power Electron.*, vol. 26, no. 4, pp. 1253– 1260, Apr. 2011.
- [4] J. Salmon, J. Ewanchuk, and A. M. Knight, "PWM inverters using split-wound coupled inductors," *IEEE Trans. Ind. Appl.*, vol. 45, no. 6, pp. 2001–2009, Nov. 2009.
- [5] D. Garabandic, "Method and apparatus for reducing switching losses in a switching circuit," U.S. Patent 6 847 196, Aug. 28, 2002.
- [6] D. M. Divan, "The resonant DC link converter A new concept in static power conversion," *IEEE Trans. Ind. Appl.*, vol. 25, no. 2, pp. 317–325, Mar./Apr. 1989.
- [7] D. M. Divan and G. Skibinski, "Zero-switching-loss inverters for high power applications," *IEEE Trans. Ind. Appl.*, vol. 25, no. 4, pp. 634–643, Jul./Aug. 1989.
- [8] R. Li and D. Xu, "A zero-voltage switching three-phase inverter," *IEEE Trans. Power Electron.*, vol. 29, no. 3, pp. 1200–1210, Mar. 2014.
- [9] M. Mezaroba, D. C. Martins and I. Barbi, "A ZVS PWM full-bridge inverter with active clamping technique using the reverse recovery energy of the diodes," in *Proc. IEEE Ind. Electron. Soc.*, 2002, pp. 621–626.

- [10] R. Gurunathan and A. K. S. Bhat, "Zero-voltage switching DC link singlephase pulsewidth modulated voltage source inverter," *IEEE Trans. Power Electron.*, vol. 22, no. 5, pp. 1610–1618, Sep. 2007.
- [11] R. Gurunathan and A. K. S. Bhat, "Zero-voltage switching DC link singlephase pulsewidth-modulated voltage source inverter," *IEEE Trans. Power Electron.*, vol. 22, no. 5, pp. 1610–1618, Sep. 2007.
- [12] C.-M.Wang, C.-H. Su, M.-C. Jiang, and Y.-C. Lin, "A ZVS-PWM singlephase inverter using a simple ZVS-PWM commutation cell," *IEEE Trans. Ind. Electron.*, vol. 55, no. 2, pp. 758–766, Feb. 2008.
- [13] W. Yu, J.-S. Lai, and S.-Y. Park, "An improved zerovoltage switching inverter using two coupled magnetics in one resonant pole," *IEEE Trans. Power Electron.*, vol. 25, no. 4, pp. 952–961, Apr. 2010.
- [14] C. M. de O. Stein, H. A. Grundling, H. Pinheiro, J. R. Pinheiro, and H. L. Hey, "Zero-current and zero-voltage soft-transition commutation cell for PWM inverters," *IEEE Trans. Power Electron.*, vol. 19, no. 2, pp. 396– 403, Mar. 2004.
- [15]Q. Zhang, H. Hu, D. Zhang, X. Fang, Z. J. Shen, and I. Bartarseh, "A controlled-type ZVS technique without auxiliary components for the low power DC/AC inverter," *IEEE Trans. Power Electron.*, vol. 28, no. 7, pp. 3287–3296, Jul. 2013