Performance Evaluation of Binary to Gray Code Converters Using Quantum Dot Cellular Automata

Neha Yadav¹, S.R.P. Sinha²

¹Department of Electronics Engineering, Institute of Engineering and Technology, Lucknow-226021, India
²Professor, Department of Electronics Engineering, Institute of Engineering and Technology, Lucknow-226021, India

Abstract: Quantum dot-cellular automata (QCA) are potential alternatives to the conventional complementary metal-oxide semiconductor (CMOS) technology. In this technology, structures are formed using quantum cells and their sizes are at nanoregime. In QCA architectures QCA cell is a fundamental building block which is used to build logic devices and basic gates. This paper proposes various layouts of QCA based binary to gray code converter and evaluates the performance of various implementations. To verify the functionality of the proposed device, some physical proofs are provided. The proper functionality of binary to gray code converters is checked and validate by means of computer simulations using QCADesigner tool. We presented the various design methodology for binary to gray code converter. The comparison of various implementation of binary to gray code converter designs is also given.

Keywords: Quantum dot Cellular Automata (QCA); Majority Logic, XOR gate, binary to gray code converters.

1. Introduction

According to Moore’s law the numbers of components on an IC doubles every 18 months [1]. In recent times, complementary metal-oxide semiconductor (CMOS) technology faces some serious challenges in designing at nanoscale and reaches its physical limitations [2]. Quantum dot cellular automata is one of the technologies at nanoscale which is used to overcome the limits of CMOS. As the name of the technology shows, primitives constructed with cellular structure. It is first introduced by C. S. Lent et al in 1993 [3]. QCA offers a revolutionary approach to computing at nano level. QCA technology has a wide range of advantages over CMOS such as reduced semiconductor device size ultralow power consumption; faster switching speed and highly dense structure. Operating frequencies for QCA are in the range of THz [4]. The fundamental unit of QCA is QCA cell. A set of symmetric QCA cells placed next to each other forming an interconnected architecture, transfer the information between cells due to the columbic interaction [5]-[6]. So, in QCA the information is transferred via columbic interaction rather in the form of electric current. So, power loss is negligible. Several studies have shown that QCA can be used to design general purpose computational and memory circuits [7]. Since every QCA circuit is implemented using majority and inverter gates, hence, efficiently construction of QCA circuits using majority gates has attracted a lot of attentions. Some alternative technologies for CMOS technology has been proposed by the International Technology Roadmap for Semiconductor (ITRS) [8]. QCA is one of them that work very well on nanoscale [9].

In this paper, we have proposed the four implementations of the QCA based binary to gray code converter and presented the simulation results of these individual designs. These can be used in development and design of specific communication circuits. A detailed comparison with regard to various features of these designs is also presented. The paper constitutes four sections. The first and second section provides the necessary introduction and review of QCA fundamentals. The third section presents the implementations of the various QCA binary to gray code converter topologies. Demonstration of the functionality and validation of the proposed architecture is done using QCADesigner [10]. The advantages of the proposed structures have been summed up as conclusion in the fourth section.

2. QCA Fundamentals

In this section, the basic building blocks of QCA and computation mechanism using QCA cells are described as below.

2.1 QCA cell

The QCA cell is the basic logic unit which has four quantum dots. Quantum dot is a semiconductor nanostructure that confines the movement of valence band holes, conduction band electrons in all three spatial directions. Quantum cell contains two mobile electrons or holes that repel each other due to mutual Columbic interaction and as a result they occupy farthest possible site i.e. diagonal sites of the cell. Electrons can tunnel between quantum dots but due to high potential barrier electrons cannot tunnel outside the cell. QCA cells are divided into two types. A type-1 QCA cell has shown in Figure 1(a). A type-2 QCA cell has four quantum dots at the midpoint of the sides of cells as shown in figure 1(b).

![Quantum dot Cellular Automata](image-url)
The QCA cell may be in one of the two polarization state depending on the electron’s position: polarization $P = +1$ and $P = -1$ corresponds to logic value ‘1’ and ‘0’ respectively. In these devices interaction among bits is required for binary computation. The interaction between the QCA cells is nonlinear that is it gets aligned with a slight modification in neighboring cell.

2.2 QCA wire

An array of QCA cells, that allows propagation of information known as QCA wire. In a QCA wire, the binary signal propagates from input to output because of the electrostatic interactions between cells. There are two type of QCA wire that can be used to form a circuit using QCA technology. Those are (a) 90° QCA wire (b) 45° QCA wire.

2.3 Majority gate

Other than Boolean logic, a different manner to implement digital operations is Majority logic. Majority logic manipulates and represents digital functions on the basis of majority decision instead of using Boolean logic operators (OR, AND and their complements) [12]. It is more sophisticated process than that of Boolean logic. Thus with the reduced number of logic gate we can implement a given digital function [13]-[14]. There are many types of majority gate viz. 3-input majority gate, 5-input majority gate, 7-input majority gate but the most effective and frequently used majority gate is 3-input majority gate.

From the figure 3(a) we can see 3 inputs majority gate requires only five QCA cells. It is a four-terminal logic gate in which three cells represents input terminals, one is output terminal and remaining one represents device cell [15]. Figure 3(b) is the symbolic representation of majority gate.

Let three input of majority gate as $A$, $B$, $C$ then the logic function is:

\[ M(A, B, C) = AB + BC + AC \]

The 3-input majority gate can be converted into 2-input OR gate or 2-input AND gate by fixing one of three inputs to +1 or -1 respective [16].

**OR Gate:** $F = (A, B, 1) = A + B$

**AND gate:** $F = M(A, B, 0) = AB$

2.4 Inverter

Inverter can be implemented in two ways in QCA that are as shown in figure 4. The first inverter is built by neighboring QCA cells on the diagonal, which causes Coulomb forces to place the two electrons in opposing wells of the cell with respect to the source. An inverter can be formed by placing one cell touching the corner of the other cell. The electrostatic interaction is inverted, because the quantum dots corresponding to different polarizations are misaligned between the cells [17].
Figure 4: QCA inverters

2.5 Clocking

The clock is an electrical pulse that controls the tunneling barriers within a cell and hence keeps control on the polarization of the cell [18]. To control the direction of data flow in QCA technology, the cells of the circuits are divided into four segments, called clock zone. In each zone, barrier between the dots can be modulated using single potential.

From the figure 5(a) we can see that in the switch phase, the interdot potential barrier is raised gradually, so QCA cells settle down to one of the polarization states influenced by neighboring cell during this phase. Interdot potential is high in hold phase. In release and relax phase interdot potential is lowered so QCA cells are unpolarized. To implement QCA circuit switching of the clock is as shown in figure 5(c).

3. QCA implementation of binary to gray code converter

3.1 Ex-OR Gate

In digital logic Exclusive-OR gate is required for wide range of applications such as arithmetic and logic unit, reversible logic circuit, parity checking and detection circuit, code inverter etc. That’s why it is highly required to design XOR with low power consumption and high speed. XOR Symbol is shown in figure 6 and the truth table for XOR gate is shown in table 1.

Figure 6: XOR symbol

<table>
<thead>
<tr>
<th>Inputs</th>
<th>Output</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>B</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

Table 1: Truth table for the XOR gate

3.2 Binary to gray code converter

A code is symbolic representation of digital information. In digital electronics, there are many types of code as binary code, excess three code, binary coded decimal (BCD), gray code and many more. Code converter is a combinational circuit that converts one code into another. One of the most commonly used code gray code. Gray code is a unit distance and non-weighted code.

Let four binary bits B0, B1, B2 and B3 are applied at the binary to gray code converter as the inputs and corresponding outputs are G0, G1, G2 and G3. The truth table of four-bit binary to gray code converter is shown in table 2. From the table, it can be seen that the output G0 is same as the input B0. The output G1 is XORed value of B0 and B1; G2 is XORed value of B1 and B2; G3 is XORed value of B2 and B3. Logic diagram of binary to gray code convertor shown in figure 7 and truth table of it is shown in table 2.
Figure 7: logic diagram of binary to gray code converter

Binary to gray code conversion:
- The MSB (Most Significant bit) of gray code can be obtained by simply copying the MSB of binary code
- Other bits of the output gray code can be obtained by XORing binary code bit at that index and previous index.

Gray code equivalent of the given binary number in the equation form can be represented as follows:

\[
\begin{align*}
G0 &= B0 \\
G1 &= B0 \oplus B1 \\
G2 &= B1 \oplus B2 \\
G3 &= B2 \oplus B3
\end{align*}
\]

<table>
<thead>
<tr>
<th>Inputs</th>
<th>Outputs</th>
</tr>
</thead>
<tbody>
<tr>
<td>B0 B1 B2 B3</td>
<td>G0 G1 G2 G3</td>
</tr>
<tr>
<td>0 0 0 0</td>
<td>0 0 0 0</td>
</tr>
<tr>
<td>0 0 0 1</td>
<td>0 0 0 1</td>
</tr>
<tr>
<td>0 0 1 0</td>
<td>0 0 1 1</td>
</tr>
<tr>
<td>0 0 1 1</td>
<td>0 0 1 0</td>
</tr>
<tr>
<td>0 1 0 0</td>
<td>0 1 1 0</td>
</tr>
<tr>
<td>0 1 0 1</td>
<td>0 1 1 1</td>
</tr>
<tr>
<td>0 1 1 0</td>
<td>0 1 0 1</td>
</tr>
<tr>
<td>0 1 1 1</td>
<td>0 1 0 0</td>
</tr>
<tr>
<td>1 0 0 0</td>
<td>1 1 0 0</td>
</tr>
<tr>
<td>1 0 0 1</td>
<td>1 1 0 1</td>
</tr>
<tr>
<td>1 0 1 0</td>
<td>1 1 1 1</td>
</tr>
<tr>
<td>1 0 1 1</td>
<td>1 1 1 0</td>
</tr>
<tr>
<td>1 1 0 0</td>
<td>1 0 1 0</td>
</tr>
<tr>
<td>1 1 0 1</td>
<td>1 0 1 1</td>
</tr>
<tr>
<td>1 1 1 0</td>
<td>1 0 0 1</td>
</tr>
<tr>
<td>1 1 1 1</td>
<td>1 0 0 0</td>
</tr>
</tbody>
</table>

Table 2: Truth table of binary to gray converter

3.3 The first design

The logic used in the first design is given in equation 1 and simplified as:

\[
\begin{align*}
Y &= \overline{A} \overline{B} \cdot A + \overline{A} \overline{B} \cdot B \\
Y &= \overline{A} + \overline{B} \cdot A + \overline{A} + \overline{B} \cdot B \\
Y &= \overline{A} \cdot \overline{B} + A \cdot B \\
Y &= AB + \overline{A} \overline{B}
\end{align*}
\] (1)

The proposed binary to gray code converter, shown in figure 9(a) has a complexity of 111 cells and 0.11\(\mu m^2\) area. This design has the latency of 1 clock cycle that can be seen from the waveform shown in figure 9(b).
3.4 The second design

The logic used in the second design is given in equation 2 and simplified as:

\[
Y = (A \cdot B) \cdot (A + B)
\]

\[
Y = \bar{A} \cdot \bar{B} + A \cdot B + \bar{A} \cdot B
\]

\[
Y = \bar{A} \cdot B + A \bar{B}
\]

Figure 9: (a) QCA implementation and (b) simulation result of first proposed binary to gray code converter

XOR gate shown in figure 10 (b) that is used to develop binary to gray code converter shown in figure 11 (a) is proposed by another author [20]. This XOR requires four majority gates and one inverter with zero crossover. The output of XOR gate in the form of majority logic represented by figure 10(a) can be written as:

\[
Y = M(A \cdot \bar{B}, M(A, B, 1, -1)
\]

Figure 10: (a) Schematic and (b) layout of second XOR gate

Figure 11: (a) QCA implementation and (b) simulation result of second proposed binary to gray code converter

The proposed binary to gray code converter, shown in figure 11(a) has a complexity of 96 cells and 0.09 \(\mu\text{m}^2\) area. This design has the latency of 0.75 clock cycle that can be seen from the waveform shown in figure 11(b).

3.5 The third design

The used gate is based on interaction between QCA cells. Here no majority gate is employed to design the XOR gate.

Figure 12: Layout of third XOR gate
XOR gate shown in figure 12 that is used to develop binary to gray code converter shown in figure 13 (a) is proposed by another author [21]. By using this design, we can reduce the number of cells, area and delay. In this design only 10 cells and 2 clock phases are required.

The proposed binary to gray code converter, shown in fig: 13(a) has a complexity of 38 cells and 0.04 $\mu m^2$ area. This design has the latency of 0.5 clock cycle that can be seen from the waveform shown in figure 13(b).

3.6 The fourth design

The logic used by proposed XOR gate in the fourth design is as follows:

$$Y = (\bar{A} + \bar{B}).(A + B)$$

$$Y = \bar{A}.A + \bar{A}.B + \bar{B}.A + \bar{B}.B$$

$$Y = AB + \bar{A}\bar{B}$$

The proposed XOR requires three majority gates and two inverters with one crossover represented by figure 14(a) and the layout is represented in the figure 14(b). The output of XOR gate in the form of majority logic can be written as:

$$Y = M(M(\bar{A},\bar{B},1),M(A,B,1),-1)$$

Figure 15: (a) QCA implementation and (b) simulation result of fourth proposed binary to gray code converter.
The proposed binary to gray code converter, shown in figure 15(a), has a complexity of 90 cells and 0.07 \( \mu \text{m}^2 \) area. This design has the latency of 0.75 clock cycle that can be seen from the simulated waveform shown in figure 15(b).

<table>
<thead>
<tr>
<th>Binary to gray code converter logic structures</th>
<th>Complexity (cell count)</th>
<th>Area (( \mu \text{m}^2 ))</th>
<th>Clock utilized</th>
<th>Latency (clock cycles)</th>
</tr>
</thead>
<tbody>
<tr>
<td>First design (figure 9)</td>
<td>111</td>
<td>0.11</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>Second design (figure 11)</td>
<td>96</td>
<td>0.09</td>
<td>3</td>
<td>0.75</td>
</tr>
<tr>
<td>Third design (figure 13)</td>
<td>38</td>
<td>0.04</td>
<td>2</td>
<td>0.50</td>
</tr>
<tr>
<td>Fourth design (figure 15)</td>
<td>90</td>
<td>0.07</td>
<td>3</td>
<td>0.75</td>
</tr>
</tbody>
</table>

Table 3 gives the comparison between all the logic structures of binary to gray code converter on the basis of complexity (cell count), area (\( \mu \text{m}^2 \)), clock utilized and latency (clock cycle).

### 4. Conclusion

In this paper, we have proposed four structures of binary to gray code converter using Quantum dot Cellular Automata (QCA) with less number of QCA cells and area compared. These designs are simulated and verified with the table using QCA Designer tool version 2.0.3. These designs can be used to minimize area and complexity. Table 3 gives the comparison of proposed designs. It can be seen from the table that the proposed designs have reduced number of QCA cell count and area. In third design number of clock as well as latency is reduced.

### References


### Author Profile

Neha Yadav received her B. Tech. degree in electronics and communication from GCRG Group Of Institution, Lucknow, India in 2013 and currently pursuing her M. Tech degree in Microelectronics Engineering from Institute of Engineering and Technology, Lucknow, India. Her current research interests lie in the field of Digital circuit and system, Quantum-Dots cellular automata.

Dr. S.R.P Sinha received the B. Tech degree from, Ranchi University in 1981 and M. Tech degree from University of Roorkee in 1984. He received the PhD degree from Lucknow University in 2004. He is presently working as Professor in Department of Electronics Engineering in Institute of engineering and technology, Lucknow. His research interest includes Electronic Devices, Micro-Electronics, VLSI Circuit design.