Scan Insertion on Multi Clock Design in Modern SOC’s

K. Ramini¹, B. Bhavani²

¹MVSR Engineering College, Electronics and Communication Engineering, Hyderabad, India
²Assistant Professor, MVSR Engineering College, Electronics and Communication Engineering, Hyderabad, India

Abstract: These instructions provide you guidelines for preparing papers for International Journal of Science & Research (IJSR). Use this document as a template and as an instruction set. Please submit your manuscript by IJSR Online Submission Module. VLSI technology is an emerging field in the current technological due to its advancements in fields of systems architecture, design for testability (DFT) techniques for testing modern digital circuits. DFT techniques are required in order to improve the quality and reduce the test cost of the digital circuit, while at the same time simplifying the test, debug and diagnose tasks. The existing Ad Hoc Approach has the most compact design but takes longer computation time and low-observability. The time critical applications use Structured Approach, Scan design the most widely used structured DFT methodology, attempts to improve testability of a circuit by improving the controllability and observability of storage elements in a sequential design. In this paper different scan architectures are analyzed to study the operation of Full-Scan design. The proposed design includes Full-Scan design using Muxed-D scan cell. Scan control logic is spread across the blocks, based on the scan architecture. Scan enable, scan clocks, length of scan chains, number of EDT channels are required constraints for scan insertion. The Muxed-D scan cell is composed of a D flip-flop and a multiplexer. The designs are synthesized using Synopsys design compiler Software.

Keywords: Design for Testability, Scan Design, Data Input, Scan Input, Scan Enable.

1. Introduction

VLSI testing includes test generation and test application. Test generation is used to produce test patterns for efficient testing [1]. Test application is the process of applying these test patterns to the circuit under test (CUT) and analyzing the output responses. Test application is done by either automatic test equipment (ATE) or test facilities on the chip itself. Test engineers usually construct test vectors after the design is completed. This requires a substantial amount of time and effort that avoid if testing is considered early in the design flow to make the design more testable. As a result, integration of design and test, referred to as design for testability (DFT). To test circuits, we need to control and observe logic values of internal lines. Unfortunately, some nodes in sequential circuits can be very difficult to control and observe; for example, activity on the most significant bit of an nbit counter can only be observed after 2ⁿ⁻¹ clock cycles.

Testability measures of controllability and observability were first defined to help find those parts of a digital circuit that will be most difficult to test and to assist in test pattern generation for fault detection.

Testing is usually performed by applying a set of test stimuli to the inputs of the circuit under test and analyzing the output responses, as illustrated in Figure 1. Circuits that produce the correct output responses for all input stimuli are considered to be fault-free. Those circuits that fail to produce a correct response during the test are assumed to be faulty. Testing is performed at various stages in the lifecycle of a VLSI device, including during the VLSI development process, the electronic system manufacturing process, and, in some cases, system-level operation.

2. Existing Techniques for DFT

In Electronics, The first challenge facing DFT engineers was to find simpler ways of exercising all internal states of a design and reaching the target fault coverage goal.

2.1 Ad Hoc Approach

Ad hoc testability enhancement methods were proposed and used in the 1970s and 1980s to exercise all internal states of a design and reaching the target fault coverage goal [2].

Volume 6 Issue 7, July 2017

www.ijsr.net

Licensed Under Creative Commons Attribution CC BY
in some tangible testability improvement, their effects are local and not systematic.

Furthermore, these techniques are not done according to a systematic or established procedure, in sense that they have to be repeatedly applied on new designs, often with unpredictable results. Due to the ad hoc nature, it is also difficult to predict how long it would take to implement the DFT features.

2.2 Structured Approach

The structured approach for testability was introduced to allow DFT engineers to follow a systematic or established process for improving the testability of a design [3]. A structured DFT technique can be easily incorporated and budgeted for as part of the design flow and can yield the desired results. Furthermore, structured DFT techniques are much easier to automate. Scan design, is accomplished by converting the sequential design into a scan design with three modes of operation: normal mode, shift mode, and capture mode. Circuit operations with associated clock cycles conducted in these three modes are referred to as normal operation, shift operation, and capture operation, respectively. Scan design is accomplished by first converting selected storage elements in the design into scan cells and then stitching them together to form one or more shift registers, called scan chains.

Figure 3: Scan Design Concept

In the scan design illustrated in Figure 3, the n storage elements are now configured as a shift register in shift mode. Any test stimulus and test response can now be shifted into and out of the n scan cells in n clock cycles, respectively.

2.3 Muxed-D Scan Cell

A D flip-flop is an edge-triggered D storage element, and a D latch is a level-sensitive D storage element. The most widely used scan cell replacement for the D flip-flop is the muxed-D scan cell [4]. Figure 4 shows an edge triggered muxed-D scan cell design. This scan cell consists of D flip-flop and a multiplexer. The multiplexer consists of a scan enable (SE) input to select between the data input (DI) and the scan input (SI).

Advantages of Muxed-D Scan Cell
• Muxed-D scan cells are compatibility to modern designs using single-clock D flip-flops
• Comprehensive support provided by existing design automation tools.

Figure 4: Edge-triggered muxed-D scan cell Design and Operation

Disadvantages of Muxed-D Scan Cell
• Each muxed-D scan cell adds a multiplexer delay to the functional path.

2.4 Clocked-Scan Cell

Clocked-scan cell has a data input DI and a scan input SI; but, in the clocked-scan cell, input selection is done by using two independent clocks [5], data clock DCK and shift clock SCK, as shown in Figure 5

Figure 5: Clocked-scan Cell Design and Operation

Advantages of Clocked-Scan Cell
• Clocked scan cell has no performance degradation on the data input.

Disadvantages of Clocked-Scan Cell
• Clocked-Scan cell requires additional shift clock routing.

2.5 LSSD Scan Cell

An LSSD scan cell is used for level-sensitive, latch-based designs [6]. Figure 6 shows a polarity-hold shift register latch (SRL) that can be used as an LSSD scan cell. This scan cell contains two latches, a master D latch L1 and a slave D latch L2. Clocks C, A, and B are used to select between the data input D and the scan input I to drive +L1 and +L2.

Advantages of LSSD Scan Cell
• LSSD scan cell allows us to insert scan into a latch-based design.
• LSSD are guaranteed to be race-free.

Disadvantages of LSSD Scan Cell
• LSSD Scan cell requires routing for the additional clocks, which increases routing complexity.
3. Different Methods / Approaches for Scan Insertion

3.1 Full Scan Design

In full-scan design, all storage elements are replaced with scan cells, which are then configured as one or more shift registers (also called scan chains) during the operation. As a result, all inputs to the combinational logic, including those driven by scan cells, can be controlled and all outputs from the combinational logic, including those driving scan cells, can be observed. The main advantage of this design is that it converts the difficult problem of sequential ATPG into the simpler problem of combinational ATPG [7].

In general, combinational logic in a full-scan architecture has two types of inputs: primary inputs (PIs) and pseudo primary inputs (PPIs). Primary inputs are the external inputs to the circuit, and pseudo primary inputs are the outputs to the scan cell. Both PIs and PPIs can be set to any required logic values. The only difference is that PIs are set directly in parallel from the external inputs, and PPIs are set serially through scan chain inputs. Similarly, the combinational logic in a full-scan circuit has two types of outputs: primary outputs (POs) and pseudo primary outputs (PPOs). Primary outputs are the external outputs of the circuit, and pseudo primary outputs are the inputs to the scan cell. Both POs and PPOs can be observed. The only difference is that POs are observed directly in parallel from the external outputs, while PPOs are observed serially through scan chain outputs.

Full Scan Architecture is again divided into three types
1) Muxed-D Full-Scan Design
2) Clocked Full-Scan Design
3) LSSD Full-Scan Design

1. Muxed-D Full-Scan Design:

In this all the flip-flops are replaced with muxed-D scan cell. The data input DI of each scan cell is connected to the output of the combinational logic same as in the original circuit. To form a scan chain, the scan input SI of SFF2 is connected to the output Q of the previous scan cell SFF1 and SI of SFF3 is similarly connected to Q of SFF2. In addition, the scan input SI of the first scan cell SFF1 is connected to the primary input SI, and the output Q of the last scan cell SFF3 is connected to the primary output SO. Hence, in shift mode, SE is set to 1, and the scan cells operate as a single scan chain, which allows us to shift in any combination of logic values into the scan cells. In capture mode, SE is set to 0.

In the clocked full-scan circuit shown in Figure 9, these two operations are distinguished by properly applying the two independent clocks SCK and DCK during shift mode and capture mode, respectively.

3. LSSD Full-Scan Design:

In this all the flip-flops are replaced with clocked-scan cell. It is possible to implement LSSD full-scan designs [8], based on the polarity-hold SRL design, using either a single-latch design or a double latch design. A set of clock primary inputs must exist from which the clock ports of all SRLs are
controlled either through a single clock tree or through logic
that is gated by SRLs and/or non-clock primary inputs.

3.2 Partial-Scan Design

In partial-scan design only requires that a subset of storage
elements be replaced with scan cells and connected into scan
chains.

Storage elements on the data path portion cannot afford too
much delay increase, especially when replaced with muxed-D
scan cells, they are left out of the scan cell replacement
process [9]. On the other hand, storage elements in the
control portion may be replaced with scan cells. This
approach makes it possible to improve fault coverage while
limiting the performance degradation due to scan design.

3.3 Random-Access Scan Design

Traditional RAS design is illustrated in Figure 12. All scan
cells are arranged into a two-dimensional array, where they
can be accessed individually for reading and writing in any
order. This full-random access capability is obtained by
decoding address with a row (X) decoder and a column (Y)
decoder [10]. A [log.n]-bit address shift register, where n is
the total number of scan cells, is used to identify which scan
cell to access.

The RAS design significantly reduces test power dissipation
and simplifies the process of performing delay tests. Its major
disadvantage, is high overhead in scan cell design and
routing required to set up the addressing mechanism.

4. Simulation Results and Comparison

Scan insertion has been done by using Synopsys design
compiler Software. Area and cell count for Pre – Scan and
Post – Scan has been calculated for Muxed-D Full-Scan
Design. Table. I shows the comparison of area for scan
insertion.

<table>
<thead>
<tr>
<th></th>
<th>Pre-Scan</th>
<th>Post-Scan</th>
</tr>
</thead>
<tbody>
<tr>
<td>Combinational Cell Count</td>
<td>474495</td>
<td>477948</td>
</tr>
<tr>
<td>Sequential Cell Count</td>
<td>110424</td>
<td>111027</td>
</tr>
</tbody>
</table>

The result analysis shows that Combinational cell count
increased in post – scan because of extra combinational logic
introduced beacuse of EDT and due to the addition of OR
gate and marked buffers. Sequential cell count count
increased because of EDT and addition of observe only flops.

<table>
<thead>
<tr>
<th></th>
<th>Pre-Scan</th>
<th>Post-Scan</th>
</tr>
</thead>
<tbody>
<tr>
<td>Combinational Cell Count</td>
<td>474495</td>
<td>477948</td>
</tr>
<tr>
<td>Sequential Cell Count</td>
<td>110424</td>
<td>111027</td>
</tr>
</tbody>
</table>

The result analysis shows that the area has increased due to
the conversion of D-flip-flops to scan flops. Area has
increased because of combinational cells and sequential cells
introduced in the design due to EDT. This increase can be
ignored. The graphical representation of comparison of area
for pre – scan and post – scan is shown in Fig.14.

The chart explains the comparison of power in pre – scan and
post – scan for switching power, internal power and dynamic
power.

Switching power has increased due to the fact that the scan
chain acts as a shift register where the scan input values and
clock are continuously changing. But the increase is very less
and it is due to change in only clock valve and the scan input
values are not changed too frequently.
Figure 13: Comparisons of power in Pre-Scan and post-Scan

We can also observe an increase in internal power because of the increase in cell count. An increase in both switching power and internal power which accounts to increase in total power.

QOR Report

Table 3: Comparison of QOR

<table>
<thead>
<tr>
<th>Timing Path Group</th>
<th>‘FCLK’</th>
<th>Pre-Scan</th>
<th>Pre-Scan</th>
</tr>
</thead>
<tbody>
<tr>
<td>Levels of Logic</td>
<td>42.00</td>
<td>5.00</td>
<td>5.00</td>
</tr>
<tr>
<td>Critical Path Length</td>
<td>200.96</td>
<td>200.96</td>
<td>200.96</td>
</tr>
<tr>
<td>Critical Path Slack</td>
<td>44.16</td>
<td>44.16</td>
<td>44.16</td>
</tr>
<tr>
<td>Critical Path CKL Period</td>
<td>500.00</td>
<td>500.00</td>
<td>500.00</td>
</tr>
<tr>
<td>Total Negative Slack</td>
<td>0.00</td>
<td>0.00</td>
<td>0.00</td>
</tr>
<tr>
<td>No. of Violating Paths</td>
<td>0.00</td>
<td>0.00</td>
<td>0.00</td>
</tr>
<tr>
<td>Most Hold Violation</td>
<td>0.00</td>
<td>0.00</td>
<td>0.00</td>
</tr>
<tr>
<td>Total Hold Violation</td>
<td>0.00</td>
<td>0.00</td>
<td>0.00</td>
</tr>
<tr>
<td>No. of Hold Violations</td>
<td>4825.00</td>
<td>4825.00</td>
<td>4825.00</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Timing Path Group</th>
<th>‘T0_GCLK’</th>
<th>Pre-Scan</th>
<th>Pre-Scan</th>
</tr>
</thead>
<tbody>
<tr>
<td>Levels of Logic</td>
<td>38.00</td>
<td>25.00</td>
<td>25.00</td>
</tr>
<tr>
<td>Critical Path Length</td>
<td>392.94</td>
<td>392.94</td>
<td>392.94</td>
</tr>
<tr>
<td>Critical Path Slack</td>
<td>75.32</td>
<td>75.32</td>
<td>75.32</td>
</tr>
<tr>
<td>Critical Path CKL Period</td>
<td>500.00</td>
<td>500.00</td>
<td>500.00</td>
</tr>
<tr>
<td>Total Negative Slack</td>
<td>0.00</td>
<td>0.00</td>
<td>0.00</td>
</tr>
<tr>
<td>No. of Violating Paths</td>
<td>0.00</td>
<td>0.00</td>
<td>0.00</td>
</tr>
<tr>
<td>Most Hold Violation</td>
<td>4.95</td>
<td>-4.95</td>
<td>-4.95</td>
</tr>
<tr>
<td>Total Hold Violation</td>
<td>-54.46</td>
<td>-34.46</td>
<td>-34.46</td>
</tr>
<tr>
<td>No. of Hold Violations</td>
<td>3334.00</td>
<td>7.00</td>
<td>7.00</td>
</tr>
</tbody>
</table>

Scan summary Report

<table>
<thead>
<tr>
<th>Parameters</th>
<th>Pre-Scan</th>
<th>Post-Scan</th>
</tr>
</thead>
<tbody>
<tr>
<td>Total number of Scan Cells</td>
<td>64187</td>
<td>64187</td>
</tr>
<tr>
<td>Total number of Non Scan Cells</td>
<td>30698</td>
<td>30698</td>
</tr>
<tr>
<td>Scan Coverage Percentage</td>
<td>67.647%</td>
<td>97.348%</td>
</tr>
<tr>
<td>Total Number of dedicated wrappers</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>Total Number of shared wrappers</td>
<td>18170</td>
<td>18170</td>
</tr>
<tr>
<td>Total number of ports not wrapped</td>
<td>504</td>
<td>504</td>
</tr>
<tr>
<td>Total number of Short Chains in Extent Compression mode</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>Max Short Chain Length in Extent Compression mode</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>Total number of Scan Channels in Extent Mode</td>
<td>47</td>
<td>47</td>
</tr>
<tr>
<td>Total number of Scan Channels in Intest Mode</td>
<td>262</td>
<td>262</td>
</tr>
</tbody>
</table>

Table 4: Comparison of all parameters for pre – scan and post - scan

<table>
<thead>
<tr>
<th>Parameters</th>
<th>Pre-Scan</th>
<th>Post-Scan</th>
</tr>
</thead>
<tbody>
<tr>
<td>No. of combinational cells</td>
<td>477495</td>
<td>477948</td>
</tr>
<tr>
<td>No. of sequential cells</td>
<td>110424</td>
<td>111027</td>
</tr>
<tr>
<td>Combinational area</td>
<td>108392.078749</td>
<td>106423.0146 sqmm</td>
</tr>
<tr>
<td>Non-Combinational area</td>
<td>142584.0897398</td>
<td>143305.2183 sqmm</td>
</tr>
<tr>
<td>Total area</td>
<td>252230.392562</td>
<td>253881.6763 sqmm</td>
</tr>
<tr>
<td>Switching power</td>
<td>6.247mW</td>
<td>6.977mW</td>
</tr>
<tr>
<td>Internal power</td>
<td>23.012mW</td>
<td>23.719mW</td>
</tr>
<tr>
<td>Leakage power</td>
<td>13.2757mW</td>
<td>13.4414mW</td>
</tr>
<tr>
<td>Total power</td>
<td>29.512mW</td>
<td>30.739mW</td>
</tr>
<tr>
<td>No. of Hold Violations (FCLK)</td>
<td>4825</td>
<td>0</td>
</tr>
<tr>
<td>No. of Hold Violations (T0_GCLK)</td>
<td>3334</td>
<td>0</td>
</tr>
<tr>
<td>Scan Summary</td>
<td>67.647%</td>
<td>97.348%</td>
</tr>
</tbody>
</table>

5. Conclusion

Scan insertion is a successful part of a design methodology by paying attention to practical considerations. Scan insertion is done using Synopsys design compiler Software. The results show that we try to get the maximum coverage by considering all the scenarios which can result in failure of the chip in late stage. We do this in the context of the design of Server SOC. Scan Coverage is achieved for a given logic with minimum effect on the functional timing and area.

6. Future Scope

In the current design multi bit latches are not part of scan chain. At present, these multi bit latches are included in the non scan list as there is no corresponding MDT model available in the library. Because of this scan coverage is less.

The library can be upgraded and there by multi bit latches can be scanned to increase scan coverage.

In some channel centered tiles, repeaters are placed where the clock goes from one tile to another tile. Since these repeaters are placed apart, it is creating scan timing issue. So, these repeaters are placed in separate scan chains.

References


Author Profile

K. Ramini completed her B.Tech in Electronics and Communication Engineering from Geethanjali College of Engineering and Technology, Hyderabad, India in 2015. She is now pursuing her Master of Engineering (M.E) in Embedded Systems & VLSI Design at MVSR Engineering College, Hyderabad, India.

B. Bhavani currently working as Assistant Professor in MVSR Engineering College, Hyderabad. She obtained her B.E. degree from Andhra University, Visakhapatnam in 2003 and M.Tech in Embedded Systems from JNTUH in 2008. She has over 11 years of experience in teaching. She has published and presented papers in various International and National Conferences.