Design of One Stage Operational Transconductance Amplifiers at 65nm and 90 nm for Low Power Applications

M. Nizamuudin
Assistant Professor, ECE Department, BGSB University, Rajouri, J&K

Abstract: A novel design technique for one stage CMOS Operational Transconductance Amplifier (OTA) for nanometer application. The idea is to achieve improved gain-bandwidth product (GBW), DC gain, settling time, and slew rate. This is well known that, these parameters are important for high frequency, fast settling applications, such as switched capacitor filters, analog to digital converters, oscillator. They have vast application areas through analog design field, implemented in 32nm process parameters. We have designed OTAs for 65nm and 90 nm technologies. DC gain, Average Power, Bandwidth, Output resistance, Phase Margins and Unity Gain Frequency have been simulated for both 65nm and 90 nm OTAs. At 65nm technology node DC gain (24.6 dB), Average Power(24.17uW), Bandwidth(1.16 MHz), Output resistance(7.7K-Ohms), Phase Margin(86.760) and Unity Gain Frequency(18.6MHz). At 90nm technology node, DC gain (29.3 dB), Average Power(14.54uW), Bandwidth(0.43 MHz), Output resistance(12 K-Ohms), Phase Margin(88.200) and Unity Gain Frequency(11.32MHz) are simulated using Hspice.

Keywords: OTA, CMOS analog integrated circuits, operational amplifier

1. Introduction

The OTA is an amplifier whose differential input voltage produces an output current. Thus, it is a voltage controlled current source (VCCS). There is usually an additional input for a current to control the amplifier's transconductance. The OTA is similar to a standard operational amplifier in that it has a high impedance differential input stage and that it may be used with negative feedback. Portable electronics with low-voltage operation finds big markets. However, the threshold voltage is becoming a restraint for many analog circuits. Some special techniques are used to overcome the size of the threshold voltage, e.g. Floating gate transistors, bulk-driven transistors, continuous-time filters and low threshold transistors. They suffer from several drawbacks or need special fabrication steps, which increases the cost. It is preferred to implement low-voltage circuits using a standard CMOS technology. Operational transconductance amplifier (OTA) is one of the important analog signal processing block and has almost replaced operational amplifiers [1-2]. The advantages of an OTA include more controlled nature due to presence of an extra control input, large bandwidth, large dynamic range and no excess phase issues. The flexibility and the tunability are the biggest advantages which are responsible for the extended application domain of an OTA. Further, with OTA, the realization of high integration level integrated circuits is highly possible [3-4]. Since gm, of the OTA is dependent on the Ibias current, the output impedance of the OTA may be controlled externally by the bias current (Ibias). It adds new dimension to design and applications of OTA circuit. A widely used approach in design of low voltage circuits is to reduce the number of transistors between the supply voltage and ground. This approach led to the design of an OTA topology depicted in [5] known as basic transconductor stage, which is not only very simple in design but also works at really low voltages. However, the problems with the conventional OTA are related to gain and speed degradations in submicron range [6-10].

The Operation of a Conventional One – Stage CMOS OTA

Fig. 1 shows a conventional one stage CMOS OTA. The dc open loop gain, gain bandwidth product, and high impedance pole are

\[ A_{OL} = K_{g} \left( \frac{r_{0}}{r_{0}} \right) \]

\[ GBW = \frac{K_{g}}{2\pi C_{L}} \]

\[ f_{p} = \frac{1}{2\pi C_{g31,41} R_{A,B}} \]

where

\[ C_{A,B} \approx C_{g31,41} + C_{g33,4} \]

are the parasitic capacitances at nodes A and B, respectively. Typically the condition 2GBW<fpA,B is used in practice to enforce enough phase margin.

The quiescent current flowing through transistors M1, M2, M3, and M4 and through M5 and M6 are Ibias/2 and KIbias/2 respectively. Therefore the maximum current delivered to the load is KIbias and slew rate is therefore, given
Hence, for a given $C_L$, to avoid limitation of settling time by slew rate $K$ and/or $I_{bias}$ should be large. An increase in $I_{bias}$ leads to the same increase in static power dissipation. Larger $K$ values not only increase slew rate, but also $GBW$ and current efficiency [8,9].

$$SR = \frac{KI_{bias}}{C_L}$$

Or

$$SR = \frac{I_{bias}}{g_m 1.2}$$

### Table 1: OTA Performance at 65nm and 90nm technology nodes

<table>
<thead>
<tr>
<th>S. No.</th>
<th>Parameters</th>
<th>OTA @ 65nm</th>
<th>OTA @ 90nm</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>DC Gain in dB</td>
<td>24.6 dB</td>
<td>29.3 dB</td>
</tr>
<tr>
<td>2</td>
<td>Band width</td>
<td>1.16 MHz</td>
<td>0.43 MHz</td>
</tr>
<tr>
<td>3</td>
<td>Phase Margin</td>
<td>86.76°</td>
<td>88.20°</td>
</tr>
<tr>
<td>4</td>
<td>Average Power</td>
<td>24.17μW</td>
<td>14.54μW</td>
</tr>
<tr>
<td>5</td>
<td>Output Resistance</td>
<td>7.7K Ohms</td>
<td>12 K Ohms</td>
</tr>
<tr>
<td>6</td>
<td>Unity Gain Frequency</td>
<td>18.6MHz</td>
<td>11.32MHz</td>
</tr>
</tbody>
</table>

### References


