











- 1, Issue 2, pp.190-193, volume 1- issue 2, July-Aug 2011
- [6] Ireneusz Mrozek , Vyacheslav N. Yarmolik, ” Iterative Antirandom Testing”,
- [7] Journal of electronic Testing: theory and applications, Volume 28 Issue 3, June 2012
- [8] DavidH. K. Hoe, JonathanM. Comer, JuanC. Cerda,Chris D.Martinez, andMukul V. Shirvaikar Cellular Automata-Based Parallel Random Number Generators Using FPGAs
- [9] Ireneusz Mrozek , Yarmolik ,Antirandom Test Vectors for BIST in Hardware/Software Systems, Journal Fundamenta Informaticae archive , Volume 119 Issue 2, Pages 163-185 ,April 2012
- [10] Hortensius, P.D. , Cellular automata circuits for built-in self-test, IBM Journal of Research and Development (Volume:34 , Issue: 2.3 ), Date of Current Version :06 April 2010
- [11] Stavros Athanassopoulo , Christos Kaklamanis, Gerasimos Kalfoutzos, Evi Papaioannou, Cellular Automata: Simulations Using Matlab , The Sixth International Conference on Digital Society 2012,
- [12] Chih-Ang Chen, Gupta, S.K., BIST test pattern generators for two-pattern testing-theory and design algorithms, Computers, IEEE Transactions on (Volume:45 , Issue: 3 ), 06 August 2002
- [13] GaneshBabu.J 1, Radhika.P2 , Test pattern generation using pseudorandom BIST , International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering Vol. 2, Issue 5, May 2013
- [14] Mayank Shakya and SoundraPandian. K. K, A Power Reduction Technique for Built-In-Self Testing Using Modified Linear Feedback Shift Register , World Academy of Science, Engineering and Technology , Vol:34 , 29-10-2009
- [15] Toubas, N.A. , Survey of Test Vector Compression Techniques, Design & Test of Computers, IEEE (Volume:23 , Issue: 4), August 2006
- [16] Ilker Hamzaoglu, Janak H. Patel, Test set compaction algorithms for combinational circuits, IEEE/ACM