

- Intelligent Information Technology Application IEEE ,2009
- [2] High Speed Dynamic Partial Reconfiguration for Real Time Multimedia Signal Processing by S. Bhandari, S. Subbaraman, S. Pujari, F. Cancare, F. Bruschi, M. D. Santambrogio and P. R. Grassi in 15th Euromicro Conference on Digital System Design IEEE, 2012.
 - [3] High Speed Partial Run-Time Reconfiguration Using Enhanced ICAP Hard Macro by Simen Gimle Hansen, Dirk Koch and Jim Torresen in IEEE International Parallel & Distributed Processing Symposium, 2011.
 - [4] Lookup Table Partial Reconfiguration for an Evolvable Hardware Classifier System by Kyrre Glette, Paul Kaufmann in IEEE Congress on Evolutionary Computation (CEC), 2014.
 - [5] Performance Evaluation of Hybrid Reconfigurable Computing Architecture over Symmetrical FPGA by Sunil Kr. Singh, R. K. Singh, M. P. S. Bhatia, in International Journal of Embedded Systems and Applications (IJESA), 2012.
 - [6] Reconfigurable Computing Architecture Survey and introduction by Ali Azarian, Mahmood Ahmadi in IEEE, 2009.
 - [7] Partial and Dynamic Reconfiguration of FPGAs: a top down design methodology for an automatic implementation by Florent Berthelot, Fabienne Nouvel in Emerging VLSI Technologies and Architectures, IEEE, 2006.
 - [8] A Physical Resource Management Approach to Minimizing FPGA Partial Reconfiguration Overhead by Heng Tan and Ronald F. DeMara in IEEE, 2006.
 - [9] Dynamic Fault Recovery Using Partial Reconfiguration for Highly Reliable FPGAs by Gehad I. Alkady, Nahla A. El-Araby, M.B. Abdelhalim, H.H. Amer, A.H. Madian in 4th Mediterranean Conference on Embedded Computing, 2015.
 - [10] Modern Fault Tolerant Architectures Based on Partial Dynamic Reconfiguration in FPGAs by Martin Straka, Jan Kastil, Zdenek Kotasek in IEEE, 2010.