Synchronization of Quadratically Damped Mathieu – Duffing Based Chaotic Circuits with Applications to Secure Communications

Udayprakash Raghunath Singh¹, Ghanshyam Purohit²

¹Department of Electronics and Communication Engineering, Sir Padampat Singhania University, Bhatewar, Udaipur-313 601, India
²Department of Physics, Sir Padampat Singhania University, Bhatewar, Udaipur-313 601, India

Abstract: This paper presents an effective secure chaotic synchronized communication using quadratically damped Mathieu – Duffing system. The circuit simulation results are used to visualize and illustrate the effectiveness of quadratically damped Mathieu - Duffing chaotic system in synchronization and application of secure communication. The synchronization between two chaotic oscillators, serving as a transmitter-receiver scheme using one way coupling is studied.

Keywords: Chaotic circuits, Mathieu - Duffing oscillator, Coupling, Synchronization, Secure communication

1. Introduction

In recent years chaos theory has attracted the attention of many researchers, scientists and engineers in both the academic area and industry. Most of the electronic/electrical devices are nonlinear in nature. Computer is one of the most important nonlinear devices being used in daily life. The computer networks are very insecure medium for transmission of data. The demand in the various applications of internet has rapidly increased its traffic and hence requires various measures for secure communications. Because of this the private and secure communication is very much significant for the transmission of large amounts of information. The public key cryptosystems using software techniques are the popular solutions for secure communications. The use of hardware complexity to hide or mask the message on chaotic carrier is also an alternative of increasing security in communications [1][2][3]. Due to strong dependence on initial conditions, two identical chaotic circuits show different waveforms even if they start from almost identical initial conditions. The signals generated by chaotic systems have statistical properties similar to randomness in spite of being deterministic. Chaotic systems have been used for secure communication and different encryption systems based on chaos have been proposed in order to hide the information signal: additive masking [4], chaos shift keying [5], two channels transmission [6], parametric modulation [7] and inclusion encryption [8]. In chaos-based communication system, the procedure adopted by the transmitter to generate the chaotic signal is deterministic and signal that allows an authorized receiver to replicate, or synchronize, the chaotic signal and then to recover the message by subtracting the chaotic carrier [1][2][3]. The use of synchronized chaotic systems for communication usually relies on the robustness of the synchronization within the transmitter and receiver pair [1][2][3][9]. If the communication channel is imperfect and there is internal noise at the electronic circuitry the distorted signal at the receiver input might cause synchronization mismatch between the transmitter-receiver pair [10][11]. The chaotic shift keying in existing frequency-hop spread spectrum systems is used for secure communication [12].

The work presented in this paper proposes a synchronization of quadratically damped Mathieu - Duffing oscillator circuit for secure communication. The effectiveness of the proposed work is illustrated through PSpice circuit simulation. In the next section we discuss the electronic circuit designed and its simulation results for Mathieu – Duffing oscillator circuit. In Section 3, we discuss the electronic circuit designed and its simulation results for synchronization of the Mathieu - Duffing Oscillator Circuit. In Section 4 we discuss the application for Secure Communication Systems and Section 5 concludes the paper.

2. Mathieu – Duffing Oscillator Circuit

Here we consider the Mathieu-Duffing oscillator described by Singh et al. [13] as the following equation of motion:

\[
\dot{x} + \alpha x + F^{\pm} - \omega_0^2 (\beta + \varepsilon \cos \omega t) x + \beta x^3 = C
\]

(1)

where, \( \dot{x} = \frac{dx}{dt} \) represents the derivative with respect to time \( t \), \( \alpha \) is the damping coefficient, \( \varepsilon \) and \( \omega \) are respectively, the amplitude and frequency of the parametric excitation, \( \beta \) and \( \omega \) are, respectively, the Mathieu parameter and a stiffness constant. We have considered a nonlinear damping term i.e. proportional to the \( p^th \) power of velocity. Here modulus of velocity is taken to consider the sign of velocity. We have used \( \omega_0^2 = 1, \beta = 1, \omega = 1, \beta = 1, \alpha = 0.1, p = 2 \) and \( \varepsilon = 0.42 \).

2.1 Description of the Circuit

We have constructed an analog circuit equivalent to Eq. (1) using conventional operational amplifiers and four quadrant multipliers, which is shown in Figure 1.
The circuit is constructed using conventional operational amplifiers and five quadrant multipliers. Here A1 and A2 represent two integrators; A3 and A4 are summing amplifiers, A5 is inverter; A6 is an absolute rectifier; and M1, M2, M3 and M4 are four quadrant multipliers. The operational amplifiers used in A1, A2, A3, A4, A5 and A6 are op-amp µA741C and the four multipliers M1, M2, M3 and M4 are Analog Devices multiplier AD633 with the inbuilt gain of 0.1. Analog Devices multiplier AD633 is the low cost chip with 2% error at Full Scale.

At junction A i.e. at the output of summing amplifier, we obtain the following equation

\[ \dot{x} = -ax |x| + \alpha \omega (\delta + \cos \omega t) x - \beta x^3 \]

Where, \[|\omega_2| = \frac{6\alpha R_7}{R_5} \]
\[\alpha = \frac{R_5}{R_2} \]
\[\beta = \frac{(0.01)R_7}{R_5}\]

The values of various resistors and capacitors used in the circuit are as given below:

\[ R_1 = 100k\Omega, R_2 = 100k\Omega, R_3 = 1k\Omega, R_4 = 1k\Omega, R_5 = 1k\Omega, R_6 = 10k\Omega, R_7 = \text{variable resistor of} 100k\Omega, R_8 = 1000\Omega, R_9 = 10k\Omega, R_{10} = 1k\Omega, R_{11} = 1k\Omega, R_{12} = 1k\Omega, R_{13} = 1k\Omega, C_1 = C_2 = 0.01\mu F \]

Here \[\omega_2^2 = 1, \beta = 1, \delta = 1 \text{ and } \omega = 1\] is obtained at external frequency \[f = 160Hz\], since here \[\omega = 2\pi f (R_1 * C_1) \text{ or } 2\pi f (R_2 * C_2)\].

2.2 Results and Discussion

By using \[\omega_2^2 = 1, \beta = 1, \omega = 1 \text{ and } \delta = 1\] with various combinations of \(a\) and \(\varepsilon\) we can obtain chaotic signals of different nature. Here for our study we are using \(a = 0.1\) and \(\varepsilon = 0.42\) to generate the chaotic signal. The chaotic signal obtained at \(\dot{x}\) vs time and the phase plot \(\dot{x} vs x\) of PSpice simulation result obtained from the circuit is shown in Figure 2(a) and Figure 2(b) respectively.

3. Synchronization of the Mathieu - Duffing Oscillator Circuit

Synchronization between chaotic systems has received considerable attention due to the considerable progress in communication applications. The communication scheme consists of two parts: a drive system, which is called the transmitter and a response system, which is called receiver. To achieve synchronization, the output of transmitter is sent to receiver. The two basic coupling methods for synchronization are one-way coupling and both-way coupling. In this paper we have used one-way coupling method for synchronization of Mathieu - Duffing system.

3.1 Description of the Circuit

In Figure 3, we have used the same chaotic circuit of Mathieu - Duffing oscillator shown in Figure 1 with same values of all the parameters as mentioned in Section 2.1 and Section 2.2 for both transmitter and a response system.

3.2 Results and Discussion

3.2.1 Before synchronization i.e. without coupling

The chaotic signal obtained at \(\dot{x}\) vs time and the phase plot \(\dot{x} vs x\) of PSpice simulation result obtained from the Transmitter system is same as shown in Figure 2(a) and Figure 2(b) respectively. Whereas at Response system, obtained signal is chaotic but of different nature as compared to the chaotic signal generated at Transmitter system as shown in Figure 4(a) and Figure 4(b) respectively for \(\dot{x}\) vs
time and the phase plot $\dot{x}$ vs $x$. The drive and response system chaotic signals obtained at $\dot{x}$ vs time of transmitter system and receiver system is shown in Figure 5. The unsynchronized phase plot between $\dot{x}$ signal of transmitter and $\dot{x}$ signal of receiver is shown in Figure 6. From Figure 5 and Figure 6, we can observe that the obtained chaotic signals at both the systems i.e drive and response are unsynchronized due to the fact that chaotic circuits are strongly dependent on initial conditions.

![Figure 4](image1)

**Figure 4:** Chaotic signal $\dot{x}$ vs time and phase plot $\dot{x}$ vs $x$ at the response system before synchronization obtained from the circuit shown in Figure 3.

![Figure 5](image2)

**Figure 5:** Drive and response system chaotic signals before synchronization obtained from the circuit shown in Figure 3.

![Figure 6](image3)

**Figure 6:** Phase plot ($\dot{x}$ at drive system vs $\dot{x}$ at response system) of unsynchronized case obtained from the circuit shown in Figure 3.

3.2.2 After synchronization i.e with coupling

The chaotic signal obtained at $\dot{x}$ vs time and the phase plot $\dot{x}$ vs $x$ obtained from the Transmitter system is shown in Figure 7(a) and Figure 7(b) respectively. For the Response system, obtained chaotic signal at $\dot{x}$ vs time and the phase plot $\dot{x}$ vs $x$ is shown in Figure 8(a) and Figure 8(b) respectively. The drive and response system chaotic signals obtained at $\dot{x}$ vs time of transmitter system and receiver system is shown in Figure 9. The synchronized phase plot between $\dot{x}$ signal of transmitter and $\dot{x}$ signal of receiver is shown in Figure 10. From Figure 9 and Figure 10, we can observe that due to perfect coupling between two identical chaotic circuits through one-way coupling method, both the system i.e Transmitter and Response system are well synchronized with each other and obtained the same signal.

![Figure 7](image4)

**Figure 7:** Chaotic signal $\dot{x}$ vs time and phase plot $\dot{x}$ vs $x$ at the drive system after synchronization obtained from the circuit shown in Figure 3.

![Figure 8](image5)

**Figure 8:** Chaotic signal $\dot{x}$ vs time and phase plot $\dot{x}$ vs $x$ at the response system after synchronization obtained from the circuit shown in Figure 3.

![Figure 9](image6)

**Figure 9:** Drive and response system chaotic signals after synchronization obtained from the circuit shown in Figure 3.
4. Application for Secure Communication Systems

To design of secure communication system, it is necessary to make sure the parameters of transmitter and receiver are identical for implementing the chaotic masking communication [14][15][16][17][18][19]. In this masking signal, a low level message signal is added to the synchronizing driving chaotic signal to generate a perfect driving signal at receiver.

The information signal is added to the generated chaotic signal and the resultant signal is transmitter to the receiver end. The chaotic signal is subtracted from the received signal at receiver end to retrieve the transmitted signal. Figure 11 shows the circuit schematic for implementing the Mathieu-Duffing Chaotic Masking Communication.

Here we have designed the chaotic masking communication system by using adder circuit (adder amplifier A9) that masks the information signal by mixing it with the chaotic signal generated by the transmitter end and the subtractor circuit (subtractor amplifier A11) that receives the transmitted signal after subtracting the synchronized chaotic signal, in addition to the synchronization network as shown in Figure 3. All the resistors used in additional circuit i.e R14, R15, R16, R17, R18 and R19 are of 1KΩ.

Figure 12 shows PSpice simulation results of this Chaotic Masking Circuit. The information signal (square wave) Inf_Signal, chaotic masking transmitted signal Mix_Signal and the retrieved signal Ret_Signal are shown in Figure 12(a), Figure 12(b) and Figure 12(c) respectively.

The effectiveness of designed circuit is also illustrated by transmitting another type of information signal (sinusoidal signal) as shown in Figure 14(a), Figure 14(b) and Figure 14(c) respectively for the information signal Inf_Signal, chaotic masking transmitted signal Mix_Signal and the retrieved signal Ret_Signal.

Figure 13: Overlapping of information signal (Square wave of 0.5Vpp) Inf_Signal and retrieved signal Ret_Signal obtained from the circuit shown in Figure 11.
Figure 14: Simulation results of masking communication circuit: (a) Information signal (sinusoidal wave) $\text{Inf}_\text{Signal}$; (b) chaotic masking transmitted signal $\text{Mix}_\text{Signal}$; and (c) retrieved signal $\text{Ret}_\text{Signal}$.

From Figure 14(a) and Figure 14(c) we can observe that the transmitted signal is well retrieved at the receiver end. Figure 15 shows an excellent agreement between the transmitted signal and the retrieved signal, without any error.

Figure 15: Overlapping of information signal (Sinusoidal wave of 1 Vpp) $\text{Inf}_\text{Signal}$ and retrieved signal $\text{Ret}_\text{Signal}$ obtained from the circuit shown in Figure 11.

5. Conclusion

In this paper we have demonstrated in simulations that two identical chaotic systems can be synchronized and used for the secure communication. The unknown information is encrypted in the transmitter and is restructured in the receiver end. The effectiveness of the system is illustrated by transmitting two different types of signal. The retrieved signal at the receiver end is obtained without any error that makes the strong recommendation of proposed system for the secure communication.

6. Acknowledgements

We acknowledge the research facility provided by Sir Padampat Singhania University in terms of required software facility to implement the circuits.

References


Author Profile

Udayprakash Raghunath Singh is working as an Associate Professor of Electronics & Communication Engineering and Controller of Examination at Sir Padampat Singhania University, Udaipur, India. He has obtained B.E. (Industrial Electronics) from Nagpur University, Nagpur, India in 2000 and M.Tech (VLSI Design) from MITS Lakshmangarh, Sikar, Rajasthan, India in 2009. He has about 15 years of teaching & research experience. He is working in the field of Nonlinear Dynamics and Circuits.

Ghanshyam Purohit is working as Professor of Physics and Associate Dean – Research at Sir Padampat Singhania University, Udaipur, India. He has obtained Ph. D. degree in theoretical atomic physics from M. L. S. University, Udaipur in 2005. He has over 40 research publications in the field of atomic physics, non-linear dynamics and chaos. Dr. Purohit has visited ICTP, Trieste (Italy), Max Planck Institute for Nuclear Sciences, Heidelberg (Germany), ITAMP, Harvard University, Cambridge (USA) as visiting scientist, besides this he has presented research work at various international conferences held in UK, USA, Japan, Germany, France, Austria, Italy, Sweden, Switzerland, Ireland, China etc.