Design of Switched Resistor $\Delta \Sigma$ ADC Using VHDL-AMS Tool

Ahmed Osman Hamaad1, Mohyldin A. Abo-Elsoud2, A. M. Abo-Talib3

1, 2, 3Mansoura University, Engineering faculty, Communication Department, Egypt, Mansoura

Abstract: This paper presents design and simulation of switched resistor (SR) $\Delta \Sigma$ ADC in analog mixed signal (AMS) environment. The proposed design consists of 1st order single bit SR $\Delta \Sigma$ modulator with dissipated power of 0.935mW and 2nd order digital decimation filter. Such modulator offers high-performance due to small delay which is achieved by simple circuitry. SR technique is chosen to achieve reduction of element and components, low power dissipated in hardware realization, and ability of tunable. The proposed decimation filter design consists of a second order Cascaded integrator Comb filter (CIC). Such structure no need multipliers in order to save silicon area. The proposed design and simulation are carried out using Mentor Graphics SystemVision tools. The switched resistor (SR) ADC offers resolution of 10-Bit using 64 Oversampling ratio.

Keywords: Switched resistor, Delta Sigma modulator, Cascaded integrator Comb filter.

1. Introduction

Now, Analog-to-digital converters (ADCs) are the backbone for building signal processing and communication systems blocks. That is because most of the signals in their natural form are analog hence signal in digital format can be easily stored and recall. ADC is preferred to be designed in low power and high speed in order to achieve long battery life for portable system. Also minimum number of battery cells reduces the volume and weight of the system [1].

There are many types of ADCs such as flash ADC, successive approximation, and $\Delta \Sigma$ ADC. These types are different in features as shown in table 1. Also, each one has its own advantage and dis advantage. Flash ADC is the fastest but requires large number of comparator, then a large silicon area and also power dissipated. Successive approximation has high speed with medium resolution [1].

$\Delta \Sigma$ ADC is an over sampling converters. The benefit of $\Delta \Sigma$ ADC is using signal processing techniques in place of complex and precise analog components, which achieve high resolution. It involves only 15 percent of analog components, thus making it a good choice to realize embedded ADC interfaces in modern systems-on-chip (SoCs) [2].

<table>
<thead>
<tr>
<th>Type</th>
<th>Speed</th>
<th>Resolution</th>
<th>Hardware complexity</th>
</tr>
</thead>
<tbody>
<tr>
<td>Flash</td>
<td>Very high</td>
<td>Low</td>
<td>High</td>
</tr>
<tr>
<td>SAR</td>
<td>High</td>
<td>Medium</td>
<td>low</td>
</tr>
<tr>
<td>$\Delta \Sigma$</td>
<td>Slow-medium</td>
<td>High</td>
<td>Medium</td>
</tr>
</tbody>
</table>

This work is organized as follows: Section 2 describes analog mixed signal using VHDL-AMS. In section 3 describes SR $\Delta \Sigma$ modulator and digital decimation filter. Experimental results are discussed in Section 4. Conclusion is presented in Section 5.

2. Analog Mixed Signal and VHDL-AMS

VHDL-AMS is a hardware description language for mixed signal models. “Very High Speed Integrated Circuit /VHSIC/ Hardware Description Language for Analog and Mixed-Signal Systems”. It contains not only the simultaneous representation of digital and analogue electrical signals, but also nonelectrical quantities can be described with that. It is an addition to the classic VHDL (IEEE 1076-1993) which only enables description of time-, and value-discrete models. At first VHDL was developed to define a uniform description language for digital systems and to simplify the simulation and synthesis of digital circuits. Because of the rapid development in computer technology and more efficient mathematical algorithms it has become possible to simulate time-continuous analogue systems too. Therefore a description standard was fixed with the AMS expansion to VHDL (IEEE 1076.1-1999) for mixed signal models in 1999. VHDLAMS language depends on the concept of “Quantity” represents the equation variables [7].

The System Vision environment integrates simulation models from multiple design and engineering domains including mixed analog/digital circuits; thermal, mechanical and hydraulic systems; and continuous and sampled-data control systems [8]. For example a VHDL code of an Op-Amp included in SystemVision library is shown in Fig.1.
3. \( \Delta \Sigma \) ADC

Fig.2 shows the block diagram of a \( \Delta \Sigma \) ADC. It consists of a \( \Delta \Sigma \) ADC modulator and a digital decimation filter. The modulator is realized in analog technique to produce a single bit stream and a digital Decimation filter to achieve a multi bit digital output [3].

The \( \Delta \Sigma \) Modulator is established from known delta modulator. The name (sigma) comes from the summing integrator in front of delta modulator. Fig.3 shows a block diagram of 1\(^{st}\) order \( \Delta \Sigma \) Modulator [4].

Analog filters are key building blocks in many systems. Like many other analog circuits, traditional filters are adversely affected by a low supply voltage. One of the most fundamental low-voltage issues in analog design is the reduction in available signal swing. To achieve the same dynamic range as their high-voltage counterparts, low-voltage circuits must achieve better noise and distortion performance. This is difficult because low-voltage operation will increase the nonlinearity, leading to more distortion.

Conventional switched-capacitor (SC) filters have difficulty working at low supply voltages because of the floating switch in the signal path.

Continuous-time (CT) filters are also strongly affected by a low supply voltage. One of the most critical issues in integrated CT filters is the corner frequency deviation caused by variations in process, voltage, and temperature.

To suppress this time-constant variation, a SR filter (integrator) is often used.

The tuning range will be changed by varying duty cycle of the clock as stated in eq. (1) [5].

\[
R_{dc} = \frac{R_{on}}{D} \tag{8}
\]

The order of modulator is determined by the order of used integrator.

Then, the using SR technique, circuit complexity is reduced, and no need to change the topology. Moreover the nonlinearity is reduced [13]. Fig.4 Shows a simple SR integrator used for proposed \( \Delta \Sigma \) Modulator and Fig.5 shows its simulation result.
By applying sine wave as input to the modulator, the output is 1-bit digital data. As the input increases, the positive digital data width will increase. At the peak of the sine wave the positive pulse width has the maximum width. As the input decreases, the positive digital data width will decrease. When the input reaches zero the positive digital data width becomes equal to the negative digital data width. As the sine wave decreases below zero, the negative pulse width of the output will increase. The average value of the output follows the analog input [6]. Fig.7 shows the output of 1st order single bit SR Δ∑ modulator with OSR of 64 at 2 kHz sine wave input. The power dissipation of modulator is 0.935 mW by SystemVision

The IIR-FIR structure provides the lowest area by increasing oversampling ratio compared with others [9]. So in this paper the IIR-FIR is chosen. From eq. (9), the numerator represents the transfer function of a differentiator and dominator represents transfer function of integrator. A simple block diagram of CIC that follows eq. (9) is shown if Fig.8.

The differentiator circuit needs K (oversampling ratio) delay elements, which are implemented using registers. The number of delay elements increases as oversampling ratio will increase, and as well the number of registers bits that are used to store the data. This type of implementation becomes complex and requires more area as we go for higher order and higher sampling rates. This problem can be overcome by implementing a decimation stage between the integrator and Differentiator stages as shown in Fig.9 [10].

The one bit digital integrator and differentiator is a combination of delay element and a simple full adder, as shown in Fig.10 a&b respectively [11].

A clock divider is needed for both down sampling and differentiator. By operating the differentiator at lower frequencies, a reduction in the power consumption is achieved.

To generate the required clock output for the differentiator of the CIC filter. As 64 =2^6, N=6, we need 6-stage T-flip flops to achieve a frequency division by 64. Whenever the input and output of a T-flip flop are given as inputs to an AND gate, only the ON time of the input clock is transmitted to the output. The output of the AND gate remains at logic ‘1’ during this ON time only [10].

T-flip flop is not included in SystemVision library; it's only JK- flip flop. T- flip flop is created from JK- flip flop By inverting K by J and connecting Q’ to J. Fig.11 Shows the
clock divider circuit and its simulation wave forms are shown in Fig.12.

Figure 11: clock divider by 64 circuit

Figure 12: clock divider by 64 circuit wave forms

A single integrator is unstable due to the single pole at $z=1$. There is a chance of register overflow and data may be lost. To avoid this problem of register overflow, 2’s complement coding scheme is used. By using the 2’s complement number representation, the data will not be lost due to register overflow as long as the register used to store the data is long enough to store the largest word given by $Kx2^N$. Here $N$ is the number of input bits to that particular integrator stage. Internal word width ($W$) needed to ensure not run time overflow is estimated from eq. (2) [10].

$$W = (1\sin bit) + (\text{Number of input bits}) + (\text{Number of stages} \times \text{filter order} L) + \log_2(\text{Decimator factor})$$

In our case $W=14$. Then a coder 2’s complement circuit is needed to convert a single bit of modulator output to 14 2’s complement bits as illustrated in table 2.

<table>
<thead>
<tr>
<th>I/P single bit</th>
<th>O/P 14 bits 2's complement</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>00000000000001</td>
</tr>
<tr>
<td>1</td>
<td>11111111111111</td>
</tr>
</tbody>
</table>

The circuit that responsible for existing above table is shown in Fig.13.

Figure 13: 14 bit 2’s complement coder

The overall digital filter was implemented as in Fig.14. Note that down samplers were realized using D flip-flops clocked at the lower frequency [12].

Figure 14: Over all CIC filter
4. Experimental results

The output of the CIC is a two’s complement 14-bit data. This data has to be converted into binary form and also the least significant bits should be dropped in order to achieve the required resolution as given in eq. (3)&(4).

\[ N_{\text{final}} = N_{i/p} + N_{\text{inc}} \]  
\[ N_{\text{inc}} = \frac{30\log K - 5.17}{6.02} \]  

In equation (3) & (4), \( N_{\text{inc}} \) is the increase in resolution and \( K \) is the oversampling ratio. So, for \( K=64 \), the output resolution achieved is 10 bits. Hence, we select 11-Bits (1-sign bit +10 resolution bits) from the 14-bit output of the differentiator and drop the lower 3 bits \([11]\).

The applied sine wave input to the ADC is .8 Vp-p, 2 kHz with a bandwidth of 4 kHz and the applied oversampling clock frequency is 512 kHz.

In the first case, since the output frequency is at 8 kHz and the input signal is at 2 kHz, there exist four output data words in one clock cycle of the input signal. Fig.15 shows Experimental results showing the four waveforms for digital output codes.

![Figure 15: ADC O/P](image)

For an ADC 1 LSB is defined as eq. (5).

\[ 1\text{LSB} = \frac{V_{\text{FSR}}}{2^{N}} \]  

Substituting the previous value in equation (5) the resulted value is 0.00039. The output of the CIC filter is in 2’s complement form. The desired 11-Bits output is converted from 2’s complement to equivalent binary form and actual analog voltage (by multiplying 1 LSB with decimal value). Table 3, which shows the 11-Bit 2’s complement output, binary output, its decimal equivalent, and the actual analog voltage.

<table>
<thead>
<tr>
<th>2’s complement</th>
<th>Binary form</th>
<th>Decimal value</th>
<th>Analog equivalent</th>
</tr>
</thead>
<tbody>
<tr>
<td>01010100101</td>
<td>01010100101</td>
<td>677</td>
<td>.264</td>
</tr>
<tr>
<td>01001000101</td>
<td>01001000101</td>
<td>581</td>
<td>.227</td>
</tr>
<tr>
<td>10111100101</td>
<td>01000011011</td>
<td>-539</td>
<td>-.211</td>
</tr>
<tr>
<td>10110000101</td>
<td>01001111011</td>
<td>-635</td>
<td>-.248</td>
</tr>
</tbody>
</table>

It can be observed that alternative outputs have approximately same magnitude.

5. Conclusion

A SR 1st order \( \Delta \Sigma \) modulator and 2nd order CIC decimation filter have been designed using VHDL-AMS Mentor Graphics tools. The SR ADC has been obtained resolution 10-Bit using 64 Oversampling ratio. The SR integrator used in \( \Delta \Sigma \) modulator offers component reduction and tunable ability. The power dissipated of 1st order SR \( \Delta \Sigma \) modulator is 0.935mW.

References


[9] Bibin John, Fabian Wagner and Wolfgang H. Krautschneider" , Comparison of Decimation Filter Architectures for a Sigma-Delta Analog to Digital Converterb", Institute of Nanoelectronics, Hamburg University of Technology, Germany.


[12] Özge Gürsoy, Orkun Sağlamdemir, Mustafa Akta, Selçuk Talay, Günhan Dündar," Low-Power Decimation Filter Architectures For SIGMA-DELTA ADC's", Boğaziçi University, Department of Electrical and Electronics Engineering., Bebek, Istanbul, Turkey


Volume 5 Issue 4, April 2016

www.ijsr.net

Licensed Under Creative Commons Attribution CC BY

Paper ID: 21041601

2093