Implementation of Data Encoding Techniques for Reducing Area, Power Consumption in Networkon-Chip for LDPC Applications

Vijaykumar Jadhav¹, K. Sujata²

¹ PG Student, Department of ECE, Shree Ramchandra College of Engineering, Lonikand, Pune, India

²Professor, Department of ECE, Shree Ramchandra College of Engineering, Lonikand ,Pune,India

Abstract: As technology improves, the power dissipated by the links of a network-on-chip (NoC) starts to compete with the power dissipated by the other elements of the communicate ion subsystem, namely, the routers and the network interfaces (NIs). Here, we present a set of data encoding schemes to reduce the power dissipated by the links of a NoC. In this paper, the encoder in LDPC is replaced with our data encoding schemes in order to reduce the power consumption in Low Density Parity Check Techniques. Experiments carried out on both synthetic and real traffic scenarios show the effectiveness of the proposed schemes

Keywords: Data Encoding, Interconnection On Chip, Low Density Parity Check, Majority Logic Decoding, Power Analysis

1. Introduction

The data encoding techniques are developed to reduce the power consumption caused by the transitions in the interconnect on the chip. The data encoding techniques are based on reducing the number of transitions by considering the types of transitions in the interconnects and by considering them as discussed in the table below and also consider the transitions as different types of inversions available for us. The different types of inversions available for us are odd inversion, full inversion and even inversions. By reducing these inversions we can control the number of transitions in the interconnects which reduces the power consumption caused by these transitions in the links.

Tuble I. Billerene Types of Inversions							
Time	Normal			Odd Inverted			
	Type I			Types II, III, and IV			
t - 1	00, 11	00, 11, 01, 10	01, 10	00, 11	00, 11, 01, 10	01, 10	
t	10, 01	01, 10, 00, 11	11,00	11, 00	00, 11, 01, 10	10, 01	
	T1*	T1**	T1***	Type III	Type IV	Type II	
٠ 1		Type II			Type I		
1-1	01, 10			01, 10			
ľ	10, 01			11, 00			
4 I	Type III 00, 11			Туре І			
1-1				00, 11			
t		11, 00			10, 01		
4 1	Type IV			Туре І			
1-1	00, 11, 01, 10			00, 11, 01, 10			
I		00, 11, 01, 10			01, 10, 00, 11		

Table I: Different Types of Inversions

By assuming these we have designed three schemes which are as follows:

A. Scheme I

In scheme I, we focus on reducing the numbers of Type I transitions (by converting them to Types III and IV transitions) and Type II transitions (by converting them to Type I transition). The scheme compares the current data with the previous one to decide whether odd inversion or no

inversion of the current data can lead to the link power reduction.




Figure 1: Encoder architecture scheme I. (a) Circuit diagram [27] and Internal view of the encoder block.

B. Scheme II

In the proposed encoding scheme II, we make use of both odd (as discussed previously) and full inversion. The full inversion operation converts Type II transitions to Type IV transitions. The scheme compares the current data with the previous one to decide whether the odd, full, or no inversion of the current data can give rise to the link power reduction.




Figure 2: Encoder architecture scheme II

C. Scheme III

In the proposed encoding Scheme III, we add even inversion to Scheme II. The reason is that odd inversion converts some of Type I (T1***) transitions to Type II transitions. As can be observed from Table II, if the flit is even inverted, the transitions indicated as T** 1 / T1*** in the table are converted to Type IV/Type III transitions. Therefore, the even inversion may reduce the link power dissipation as well. The scheme compares the current data with the previous one to decide whether odd, even, full, or no inversion of the current data can give rise to the link power reduction.

2. Low Density Parity Check Code

The LDPC code is based on a set of one or more fundamental LDPC codes. Each of the fundamental codes is a systematic linear block code. The fundamental codes can accommodate various code rates and packet sizes. Each LDPC code in the set of LDPC codes is defined by a matrix H of size m-by-n, where n is the length of the code and m is the number of parity check bits in the code. The number of systematic bits is k=n-m. The matrix **H** is defined as

$$\mathbf{H} = \begin{bmatrix} \mathbf{P}_{0,0} & \mathbf{P}_{0,1} & \mathbf{P}_{0,2} & \cdots & \mathbf{P}_{0,n_{0}-2} & \mathbf{P}_{0,n_{0}-1} \\ \mathbf{P}_{1,0} & \mathbf{P}_{1,1} & \mathbf{P}_{1,2} & \cdots & \mathbf{P}_{1,n_{0}-2} & \mathbf{P}_{1,n_{0}-1} \\ \mathbf{P}_{2,0} & \mathbf{P}_{2,1} & \mathbf{P}_{2,2} & \cdots & \mathbf{P}_{2,n_{0}-2} & \mathbf{P}_{2,n_{0}-1} \\ \vdots & \vdots & \vdots & \cdots & \vdots & \vdots \\ \mathbf{P}_{m_{0}-1,0} & \mathbf{P}_{m_{0}-1,1} & \mathbf{P}_{m_{0}-1,2} & \cdots & \mathbf{P}_{m_{0}-1,n_{0}-2} & \mathbf{P}_{m_{0}-1,n_{0}-1} \end{bmatrix} = \mathbf{P}^{H_{0}}$$
(1)

Where, $\mathbf{P}_{i,j}$ is one of a set of z-by-z permutation matrices or a z-by-z zero matrix. The encoding of a packet at the transmitter generates parity-check bits $\mathbf{p}=(p_0, \ldots, p_{m-1})$ based on an information block $\mathbf{s}=(s_0, \ldots, s_{k-1})$, and transmits the parity-check bits along with the information block. Because the current symbol set to be encoded and transmitted is contained in the transmitted codeword, the information block is also known as systematic bits. The encoder receives the information block $\mathbf{s}=(s_0, \ldots, s_{k-1})$ and uses the matrix H_{bm} to

determine the parity-check bits. The expanded matrix H is determined from the model matrix H_{bm}. Since the expanded matrix H is a binary matrix, encoding of a packet can be performed with vector or matrix operations conducted over GF.




Figure 3: Block diagram of the encoder architecture for the block LDPC code

Using two decoding techniques majority logic decoding and majority logic decoder/detector in LDPC to reduce the delay occurring in these techniques.

A. Majority Logic Decoding

Majority-logic decoding is a simple and effective scheme for decoding certain classes of block codes, especially for decoding certain classes of cyclic codes. Majority logic decoding is a method to decode repetition codes, based on the assumption that the largest number of occurrences of a symbol was the transmitted symbol. It will increase the power consumption. Syndrome vector is oldest technology, which is used to detect the error in the code word. Hamming code is one of the examples of syndrome decoder.




Figure 4: Simple memory system schematic.

B. Majority Logic detector/decoder

The ML detector/decoder (MLDD) has been implemented using the Euclidean Geometry LDPC. G-LDPC codes there is an subclass of codes that is one step majority logic decodable (MLD) This method is very practical to generate and check all possible error combinations for codes with small words and affected by a small number of bit flips. When the size of code and the number of bit flip increases, it is difficult to exhaustively test all possible combinations. Therefore the simulations are done in two ways, the error combinations are exhaustively checked when it is feasible and in the rest of the causes the combinations are checked randomly. Since it is convenient to first describe the chosen design and also for simplicity.

3. Data Encoding Techniques Using LDPC

These data encoding schemes which are discussed in the above sections are replaced by these encoding schemes instead of the encoder in the LDPC block: **A. Scheme1**

International Journal of Science and Research (IJSR) ISSN (Online): 2319-7064 Index Copernicus Value (2013): 6.14 | Impact Factor (2014): 5.611

encoding technique in LDPC The proposed encoding architecture, which is based on the odd invert condition defined is shown in Fig. 1. We consider a link width of w bits. If no encoding is used, the body flits are grouped in w bits by the NI and are transmitted via the link. In our approach, one bit of the link is used for the inversion bit, which indicates if the flit traversing the link has been inverted or not. This encoding technique which is scheme 1 of our encoding techniques in used in low density parity check of majority logic decoding are replaced with our encoding scheme1 technique. B. Scheme2 encoding technique in LDPC The principles of this encoder are similar to those of the encoder implementing Scheme I. The proposed encoding architecture, which is based on the odd invert condition and the full invert condition, is shown in Fig. 2. Here again, the wth bit of the previously and the full invert operating condition is shown in Fig. 2. Here again, the wth bit of the previously encoded body flit is indicated with inv which defines if it was odd or full inverted (inv = 1) or left as it was (inv = 0). In this encoder, in addition to the Ty block in the Scheme I encoder, we have the T2 and T4** blocks which determine if the inversion based on the transition types T2 and T4** should be taken place for the link power reduction. The second stage is formed by a set of 1s blocks which count the number of 1s in their inputs. The output of these blocks has the width of log2 w. The output of the top 1s block determines the number of transitions that odd inverting of pair bits leads to the link power reduction. The middle 1s block identifies the number of transitions whose full inverting of pair bits leads to the link power reduction. Finally, the bottom 1s block specifies the number of transitions whose full inverting of pair bits leads to the increased link power. The encoding technique discussed above which is scheme2 which is based on the logic of full inversion which is the proposed method of the odd inversion which is scheme1. The technique which is mentioned above is ldpc using sheme1 now is replaced with scheme2 in the ldpc and thereby reducing some amount of power compared from scheme1. C. Scheme3 encoding technique in LDPC

The operating principles of this encoder are similar to those of the encoders implementing Schemes I and II. The proposed encoding architecture, which is based on the even invert condition of (28), the full invert condition of (29), and the odd invert condition of (30), is shown in Fig. 4. The (inv = 0). The first stage of the encoder determines the transition types while the second stage is formed by a set of 1s blocks which count the number of ones in their inputs. In the first stage, we have added the Te blocks which determine if any of the transition types of T2, T1**, and T1*** is detected for each pair bits of their inputs. For these transition types, the even invert action yields link power reduction. Again, we have four Ones blocks to determine the number of detected transitions for each Ty, Te, T2, T4** blocks. The output of the Ones blocks are inputs for Module C. This module determines if odd, even, full, or no invert action corresponding to the outputs "10,", "01," "11," or "00," respectively, should be performed. The encoding technique discussed above which is scheme3 which is based on the logic of even inversion which is the proposed method of the full inversion which is scheme2. The technique which is mentioned above is ldpc using sheme1 now is replaced with scheme2 in the ldpc and thereby reducing some amount of power compared from scheme2. Hence ,we analyzed that scheme3 is the one which is used in LDPC technique

4. Results

Supply Summary		Total	Dynamic	Quiescent		
Source	Voltage	Current (A)	Current (A)	Current (A)		
Vccint	1.200	0.012	0.004	0.008		
Vccaux	2.500	0.009	0.001	0.008		
Vcco25	2.500	0.013	0.012	0.002		
		Total	Dynamic	Quiescent		
Supply	Power (W)	0.070	0.036	0.034		

Figure 5: Power report for scheme1

Total FEAL time to Ist completion: 7.00 secs Total CPU time to Ist completion: 6.98 secs

-->

Total memory usage is 161352 kilobytes

Nuber	of	errors	£.	0 (0	filtered)
Nuker	of	warnings	1	0 (0	filtered)
Naker	of	intos	1	0 (0	filtered)

Figure 6: Area report for scheme1

Supply Summary		Total	Dynamic	Quiescent
Source	Voltage	Current (A)	Current (A)	Current (A)
Vccint	1.200	0.012	0.004	0.008
Vccaux	2.500	0.009	0.001	0.008
Vcco25	2.500	0.013	0.012	0.002
		Total	Dynamic	Quiescent
Supply	y Power(W)	0.069	0.035	0.034

Figure 7: Power report for scheme2

Total FEAL time to Ist completion: 7.00 secs Total CPU time to Ist completion: 6.39 secs --> Total memory usage is 161352 kilobytes Number of errors : 0 (0 filtered) Number of warnings : 0 (0 filtered) Number of infos : 0 (0 filtered)

Figure 8: Area report for scheme2

International Journal of Science and Research (IJSR) ISSN (Online): 2319-7064 Index Copernicus Value (2013): 6.14 | Impact Factor (2014): 5.611

Supply Summary		Total	Dynamic	Quiescent			
Source	Voltage	Current (A)	Current (A)	Current (A)			
Vccint	1.200	0.012	0.003	0.008			
Vccaux	2.500	0.009	0.001	0.008			
Vcco25	2.500	0.012	0.011	0.002			
		Total	Dynamic	Quiescent			
Supply	Power (W)	0.067	0.033	0.034			

Figure 9: Power report for scheme3.

Total FEAL time to	Xat	comple	tion: 6.00 se	¢
Total CPU time to 3	583	complet	tion: 6.31 mec	1
**>				
Total memory usage	18	161352	kilobytes	
Number of errors	t	0 (0 filtered)	
Number of warnings	:	0 (0 filtered)	
Number of infos	L	0 (0 filtered)	
Figure 10: A	rea 1	report for	scheme3.	

5. Conclusion

In this paper, we have presented data encoding techniques which are used in the place of encoders in LDPC which reduces the power consumption by eliminating the transitions as discussed before. Here, we analyzed the power consumption for these three schemes and compared their power and area performances.

References

- [1] International Technology Roadmap for Semiconductors. (2011).
- [2] M. S. Rahaman and M. H. Chowdhury, "Crosstalk avoidance and error correction coding for coupled RLC interconnects," in Proc. IEEE Int. Symp. Circuits Syst., May 2009, pp. 141–144.
- [3] W. Wolf, A. A. Jerraya, and G. Martin, "Multiprocessor system-on-chip MPSoC techn ology," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 27, no. 10, pp. 1701–1713, Oct. 2008.
- [4] Pedro Reviriego, Juan A. Maestro, and Mark F. Flanagan, "Error Detection in Majority Logic Decoding of Euclidean Geometry Low Density Parity Check (EG-LDPC) Codes," IEEE Trans. Very Large Scale Integra. (VLSI) syst., vol. 21, no. 1, pp.156-159, Jan. 2013.
- [5] Youn Sung Park, Yaoyu Tao, Zhengya Zhang, "A 1.15Gb/s Fully Parallel Nonbinary LDPC Decoder with Fine-Grained Dynamic Clock Gating," 2013 IEEE International Solid-State Circuits Conference.
- [6] L. Macchiarulo, E. Macii, and M. Poncino, -Wire placement for crosstalk energy minimization in address

buses, I in Proc. Design Autom. Test Eur. Conf. Exhibit., Mar. 2002, pp. 158–162.

- [7] R. Ayoub and A. Orailoglu, —A unified transformational approach for reductions in fault vulnerability, power, and crosstalk noise and delay on processor buses, I in Proc. Design Autom. Conf. Asia South Pacific, vol. 2. Jan. 2005, pp. 729–734.
- [8] K. Banerjee and A. Mehrotra, —A power-optimal repeater insertion methodology for global interconnects in nanometer designs, IEEETrans. Electron Devices, vol. 49, no. 11, pp. 2001–2007, Nov. 2002.
- [9] M. R. Stan and W. P. Burleson, —Bus-invert coding for low-power I/O, IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 3, no. 1, pp. 49–58, Mar. 1995.
- [10] S. Ramprasad, N. R. Shanbhag, and I. N. Hajj, —A coding framework for low-power address and data busses, IEEE Trans. Very Large ScaleIntegr. (VLSI) Syst., vol. 7, no. 2, pp. 212–221, Jun. 1999.