Harmonic Optimization and Output Enhancement in Cascaded Multi-Level Inverter by Considering Multicarrier PWM Technique

Neelesh Yadav¹, Viqar Yousuf²

¹, ²Department of Electrical and Electronics Engineering, Lovely Professional University, Phagwara, Punjab, India

Abstract: This paper presents different types of modulation techniques for cascaded MLI to reduce harmonics presence in output voltage of the inverter. The paper starts by generating multilevel inverter reference waveforms that are sinusoidal and triangular in nature. In this paper, different multicarrier PWM techniques have been used and at load side a low pass filter is also introduced to get less harmonic contents. This paper includes APOD technique along with SPWM and modified-SPWM technique. In this I’m proposing a new technique Modified PODPWM which gives less THD than PODPWM and magnitude is also more than that of PODPWM for keeping MI same. The all strategies have been confirmed by MATLAB simulation using a cascaded five-level inverter with different type of loads.

Keywords: PWM, SPWM, PODPWM, Modified-PODPWM, IGBT, THD

1. Introduction

Quality of an output voltage (or current) waveform can be increase by decreasing in ripple content which is achieved by leveling in output voltage. To achieve this multilevel inverter is uses. MLI gives an output which have different number of voltage level so that power rating of the inverter can be increase. By increasing in level of voltage THD reduces and more output can be obtain. MLI can be classified as Diode-clamped MLI, Flying-capacitor MLIs, Cascaded MLI [3], [4].

In CMLI, desire output voltage synthesizes from several separate dc sources. Series connection of single-phase full bridge (H-bridge) makes a cascaded MLI. Each H-bridge contain a dc source. The cascaded inverter doesn’t require any voltage balancing capacitors or voltage clamping diodes. Though this inverter uses separate input dc sources so it is well applicable for renewable source like fuel cell, biomass, photovoltaic etc. [5].

Cascaded H-Bridge (CHB) configuration has become more popular in adjustable-speed drive and high power application. For industrial application purpose three-phase CMLI is very useful because all three-phase drives like 3-phase induction machine, BLDC drive etc. can run from CMLI at high efficiency. A low Pass filter (LC) is used to eliminate higher order harmonics from output of the inverter [9].

As increase in level of output harmonics reduces so that total harmonic distortion (THD) reduces. In three-phase 9-level (peak-to-peak) CMLI 48 semiconductor switches like GTOs, IGBTs and MOSFETs are uses. Each phase has 16 switches and 4 separate dc sources of same voltage.

2. Control Strategies

In drive system or industrial purpose output of an inverter should be controllable so depending of application desire inverter can provide necessary magnitude of output. In practice different-different technique is uses to control output i.e. by
1) Regulate the output voltage of inverters,
2) Changing magnitude of input dc voltage, and
3) Vary the inverter gain

The most efficient method of controlling the output voltage and gain is PWM control within the inverters. In this method, a controllable output voltage is obtained by adjusting the period of turn on and turn off of the inverter switches which are semiconductors. By applying or removing the gate pulse to the semiconductor device, switching operation can achieve. This method is called pulse-width-modulation (PWM) control [1].

PWM technique are characterized by constant amplitude pulses. The width of these pulses is modulated to reduce harmonic content of the inverter output voltage. Different PWM techniques are:
Single-pulse-width modulation, Multiple-pulse-width modulation, Sinusoidal pulse-width modulation, Modified sinusoidal pulse-width modulation, Phase-displacement control, Space vector control etc. [2].

2.1 Multiple carrier pulse width modulation

This is a carrier-based implementation, in which more than one carrier signals are used to compare with reference signal to get multiple pulses. This process is known as multiple carrier PWM. In this, one sinusoidal wave as reference signal and more than one triangular wave as carrier signal is used [5].

Different strategies:

2.1.1 Phase Disposition PWM (PDPWM)
2.1.2 Phase Opposition Disposition PWM (PODPWM)
2.1.3 Alternate Phase Opposition Disposition PWM (APODPWM)
2.1.4 Phase Shift PWM

3. Phase Opposition Disposition PWM Technique (PODPWM)

In all of the disposition techniques PODPWM has advantages over the others. In this Total harmonic distortion becomes low and magnitude of the fundamental component increases. To get m-level of the output voltage waveform, (m-1) number of carrier signals is required. The signal sinusoidal waveform has peak-to-peak amplitude of $V_r$ and $f_r$ frequency. The multiple carrier signals (triangular wave) have same peak-to-peak magnitude $V_c$ and $f_c$ frequency.

In PODPWM technique the carrier signals, above the zero reference line are in the phase and below reference line the carrier signal also are in phase, but 180-degree phase shifted from those above zero.

During the comparison process, if the magnitude of the reference signal is greater than a carrier signal, then the pulse generates and corresponding semiconductor switch turned on. Otherwise the switched is turned off. Modulation index ($M_a$) of PODPWM is given by

$$M_a = \frac{2V_r}{(m - 1)V_c} \quad (1)$$

For example, $m = 9$

$$M_a = \frac{V_r}{4V_c}$$

Number of required carrier signals are $(m-1) = (9-1) = 8$.

Fig. 4.7 and 4.8 are shows the comparison process of PODPWM. These generated pulses are applied to 9-level CMLI so that harmonics can be reduces (nearly THD < 15%) and using normal LC filter THD get reduces (THD<13%) more magnitude of the output voltage is achieved.

By varying modulation index magnitude of output can get change so that we can control easily.

4. Modified Phase Opposition Disposition PWM Technique (MPODPWM)

This technique named as Modified PODPWM. It is an advance method which comprising PODPWM and Modified SPWM (60°-SPWM) technique. In PODPWM all carrier wave has same magnitude and are in phase to each other. But in modified PODPWM upper carrier signal $[m-1]$ and lower carrier $[-(m-1)]$ signal have also same magnitude but for a certain time period magnitude becomes zero so that by comparing process a wide pulse width can get.

Though in SPWM the width of pulses near the peak value is nearly same so it can be treat as wide pulse.

By doing this, the magnitude of the output voltage can increase as well as THD is also becomes less than PODPWM or other technique. Fig. 4.9 shows modified PODPWM technique.
5. Result

5.1 Using SPWM technique

Figure 5.1.1: FFT plot of 9-level output voltage waveform of CMLI (without filter) [THD = 17.40%]

Figure 5.1.2: FFT plot of 9-level output voltage waveform of CMLI (with filter) [THD = 17.40%]

5.2 Using PODPWM technique

Figure 5.2.1: FFT plot of 9-level output voltage waveform of CMLI (without filter) [THD = 13.79%]

Figure 5.2.2: FFT plot of 9-level output voltage waveform of CMLI (with filter) [THD = 17.40%]

5.3 Using MODIFIED PODPWM technique

Figure 5.3.1: Simulated 9-level output voltage waveform of CMLI (without filter) using Modified PODPWM [THD = 17.27%]
6. Conclusion

The work done, started with study of literature. After studying about inverters and harmonic distortion, I have designed the three phase CMLI with different harmonic reduction techniques. Work done so far can be summarized in following points:

Three phase CMLI circuit was designed which contained H-Bridge circuits with star connected load.
1) Simple inverters have very THD levels and low fundamental output.
2) SPWM technique reduces the THD in the systems.
3) Phase opposition disposition PWM technique reduced more harmonics.
4) 60 degree SPWM was used with the previous technique as modified technique, this reduced the level of harmonics more and the fundamental component was boosted up.

References

[1] PWM technique for a three phase multilevel inverter by adding summer by “S.DEVI LAVANYA and Dr. D. KIRUBAKARAN”.
[2] Simulink based Optimization of SPWM Multilevel Inverter with Phase Shift and Dual Carrier at Each Level by” Shelly Vadhera and S. Ganesh Sankar”.
[6] Implementation and Control of Distributed PWM Cascaded Multilevel Inverters with Minimal Harmonic Distortion and Common-Mode Voltage by Poh Chiang Loh, Member, IEEE, Donald Grahame Holmes, Member, IEEE, and Thomas A. Lipo, Fellow, IEEE.

Author Profile

Neelesh Yadav is currently pursuing B. Tech.-M. Tech. (dual degree) in Electrical and Electronics Engineering in Lovely Professional University, Phagwara, Punjab, And currently working on research for analysis of inverters.

Table 5.1: Comparison between all techniques

<table>
<thead>
<tr>
<th>Techniques</th>
<th>Modulation Index (MI)</th>
<th>Without filter</th>
<th>With filter</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>THD (%)</td>
<td>V_o1 (volts)</td>
<td>THD (%)</td>
</tr>
<tr>
<td>SPWM</td>
<td>0.9</td>
<td>17.40</td>
<td>378.5</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>17.63</td>
<td>387.5</td>
</tr>
<tr>
<td></td>
<td>1.1</td>
<td>17.98</td>
<td>390.6</td>
</tr>
<tr>
<td>PODPWM</td>
<td>0.9</td>
<td>16.94</td>
<td>356.6</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>13.79</td>
<td>398.9</td>
</tr>
<tr>
<td></td>
<td>1.1</td>
<td>11.83</td>
<td>424.8</td>
</tr>
<tr>
<td>Modified-PDPWM</td>
<td>0.9</td>
<td>15.47</td>
<td>371.5</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>12.98</td>
<td>401.9</td>
</tr>
<tr>
<td></td>
<td>1.1</td>
<td>11.76</td>
<td>424.8</td>
</tr>
</tbody>
</table>
Viqar Yousuf is currently pursuing the B.Tech-M. Tech (dual degree) in Electrical and Electronics engineering from Lovely Professional University, Phagwara, Punjab. And is currently working on research for analysis of SSR and its various mitigation techniques.