Design and Implementation of 16 X 16 High speed Vedic multiplier using Brent Kung adder

Nidhi Singh¹, Mohit Singh²

^{1, 2}Electronics and Communication Department, Ideal Institute of Technology, Ghaziabad, India

Abstract: In VLSI design, the performance of any system is determined by the performance of the elements i.e. Multiplier. Multiplier is the slow element in the system. The speed of multiplier depends on multiplication technique and type of adder. This paper proposes the architecture of 16 x 16 high speed binary arithmetic multiplier using 'Urdhva Tiryagbhyam' sutra of Vedic mathematics. Urdhva Tiryagbhyam sutra is used for generating the partial products. The partial product addition in Vedic multiplier is realized using Brent Kung adder. The HDL used for design is Verilog and code is implemented in Xilinx ISE 14.7 software. The combinational path delay of 16x16 bit Vedic multiplier obtained after synthesis is compared with Vedic multiplier using MUX based adder and found that the proposed Vedic multiplier circuit seems to have better performance in terms of speed.

Keywords: Vedic Multiplier, Delay, VLSI, Brent Kung adder, Urdhva Tiryagbhyam Sutra, Verilog HDL

1. Introduction

In modern VLSI design period, delay in data path considered as a critical parameter these days. Designers are demanding to minimize the delay as the speed up operation becomes faster. There has been lot of researches and work regarding reducing of delay and now designer look for making a multiplier circuit which is efficient and considerably faster [1][6]. A fast speed processor performance depends greatly on the multiplier as it is one of the essential hardware component in most digital signal processing systems as well as in all-purpose processors [6][9].It also consumes more area. Vedic multiplier gives the better speed than the conventional multiplier and decreases the system memory. Very small area is required for this multiplier as compared to other multiplier design.

In paper [3], 8- bit Vedic multiplier using Brent Kung adder has been designed. Brent Kung adder is the parallel prefix form of carry look ahead adder. The results shows that the proposed 8- bit Vedic multiplier is faster than 8- bit Vedic multiplier with MUX based adder. The reduction in the delay is approximately 30.6%. The main purpose of this work is to design and implement a high speed 16 X 16 bit Vedic multiplier by combining the best technique in Vedic mathematics named Urdhva Tiryagbhyam and Brent Kung adder.

2. Vedic mathematics

It is an ancient technique, which simplifies multiplication, divisibility, complex numbers, squaring, cubing, square roots and cube roots. In Vedic mathematics, two of sixteen sutras are mostly used for performing multiplication method [5]. One sutra is Urdhva-Tiryagbhyam and other is Nikhilam Navatashcaramam Dashatah. Urdhva-Tiryagbhyam is relevant to all cases of multiplication [3]. The use of Vedic mathematics reduces the complex calculations in conventional mathematics to very easy one. This is so because the Vedic sutras are declared to be based on the natural principles on which the human mind works. Vedic Mathematics is a scheme of arithmetic rules that permit more efficient speed achievement.



2.1. Urdhva Tiryagbhyam

Urdhva Tiryagbhyam is the general formula applicable to all cases of multiplication [9]. It is also referred as "Vertically and crosswise algorithm" [5]. This Sutra has been conventionally used for the multiplication of two numbers in the decimal number system. But in this work the same idea has been applied for binary multiplication. This can solve the multiplication of larger number (N X N bits) by breaking it into smaller sizes. The first step in multiplication is vertical multiplication of LSB of both multiplicands, and then second step is crosswise multiplication and additions of the partial products. Third step involves vertical multiplication of MSB of the multiplicand and addition with the carry propagated from step 2.



Volume 5 Issue 12, December 2016 <u>www.ijsr.net</u> Licensed Under Creative Commons Attribution CC BY **Step a:** 0X0 = 0 **Step b:** 0X0 + 0X0 = 0 **Step c:** 0X0 = 0

a) Algorithm for 16 X 16 Bit binary numbers Multiplication Using Urdhva Tiryagbhyam:

A=A15A14A13A12A11A10A9A8 A7A6A5A4A3A2A1A0 X1 X0 B=B15B14B13B12B11B10B9B8 B7B6B5B4B3B2B1B0 Y1 Y0 X1 X0 * Y1 Y0

FEDC

CP = X0 * Y0 = C CP = X1 * Y0 + X0 * Y1 = D CP = X1 * Y1 = EWhere CP=Cross product

3. Brent Kung adder

The schematic of the Brent Kung Adder is shown in figure 3. It is a type parallel prefix adder. Parallel prefix adders have the best performance in VLSI Design Parallel prefix adder is the most flexible and widely used for binary addition.

In carry look ahead adder, as the size of the input operands is increased the combinational delay is also increased. So the idea here is to have a gate level depth of $O(\log 2(n))$. Brent Kung adder takes less area to implement than the other prefix adders such as Kogge-Stone adder and it also has less wiring congestion. This adder will reduce the delay without compromising the power performance of the adder. The Brent Kung adder comprises of three stages like Preprocessing Stage, Carry generation Stage and Post-Processing Stage [3] [11].

a) Pre-processing Stage	
$P_i = A_i XOR B_i$	(1)
$G_i = A_i \cdot B_i$	(2)
b) Carry generation Stage	
Cp=Pi.Pj	(3)
Cg=Gi+Gj.Pi	(4)
c) Post-Processing Stage	
Si=Pi XOR Ci-1	(5)
$C_{i-1} = (P_i . C_{in}) + G_i$	(6)



4. Design of 16 X 16 Vedic Multiplier using Brent Kung adder

The approach applied for developing a 16 X 16-bit Vedic multiplier is to design a 2 X 2-bit Vedic multiplier as a basic building section for the system. Two Half adders are required in designing 2 X 2 Vedic Multiplier. The development of a 4 X 4-bit multiplier is designed using 2 X 2-bit Vedic multiplier . By using 4 x 4 bit Vedic multiplier as a building block, 8 x 8 bit Vedic multiplier is designed .Then the design of 16 X 16 bit multiplier using four 8 X 8 bit multiplier blocks and three 16-bit Brent Kung adder blocks is shown in fig 4



Figure 4: Block diagram of 16X16 Vedic multiplier using 8 bit Brent Kung adder

5. Result

5.1. Synthesis

The Verilog code of proposed multipliers and Vedic multiplier using MUX based adder are synthesized using XILINX ISE 14.7. The RTL diagrams of both multipliers are shown in figure 5 & 6.

Volume 5 Issue 12, December 2016 <u>www.ijsr.net</u> Licensed Under Creative Commons Attribution CC BY

vedic_	16x16_	_moc	dified
a16(15 <u>:0)</u>			<u>s16(31:0)</u>
b16(15 <u>:0)</u>			
vedic_	16x16_	_moc	lified

Figure 5: RTL view of 16x16 Vedic multiplier using Brent Kung adder



Figure 6: RTL view of 16x16 Vedic multiplier using MUX based adder

5.2. Simulation

From the simulated waveforms the functionality is verified and confirms the operation of the design. With a little bit of trade off in terms of area the combinational delay is reduced drastically. ISim simulator is used for simulation purpose. The Simulation result for 16 bit is shown in Fig 7 & 8 in which a and b are inputs and c is their product.

a) Simulation of 16 X 16 bit Vedic Multiplier using Brent Kung adder

			1,502.937 ns
Name	Value	1,000 ns	1,500 ns
🕨 📑 a16[15:0]	111111111111111111	1111111	1111111
🕨 <table-of-contents> b16[15:0]</table-of-contents>	1111111111111111	1111111	1111111
▶ 🎼 s16[31:0]	1111111111111111000	111111111111111111	00000000000001
🕨 📲 p0[15:0]	111111100000001	11111110	0000001
🕨 🍓 p1[15:0]	1111111000000001	11111110	0000001
🕨 📲 p2[15:0]	111111100000001	11111110	0000001
🕨 🍓 p3[15:0]	111111100000001	11111110	0000001
fb1[15:0]	000000001111110	00000000	1111110
▶ 號 fb2[15:0]	000000111111101	00000001	1111101
🕨 🍓 fsum1[16:0]	11111110000000010	11111110	00000010
🕨 🔣 fsum2[15:0]	111111010000000	11111101	0000000
885 Co - CO - CO			
		X1: 1.502.937 ns	

Figure 7: Simulation Result of 16X 16 bit Vedic multiplier using Brent Kung adder

b) Simulation of 16 X 16-bit Vedic Multiplier using MUX based adder

The simulation result of proposed 16 X 16-bit Vedic multiplier for same set of inputs as used in Fig 7 is shown in Fig 8.

Name	Value	1,000 ns 1,500 ns
🕨 <table-of-contents> a16[15:0]</table-of-contents>	111111111111111111111	111111111111111
▶ <table-of-contents> b16[15:0]</table-of-contents>	111111111111111111	(1111111)111111
▶ 📲 s16[31:0]	1111111111111111000	111111111111110000000000000000000000000
▶ 💐 p0[15:0]	1111111000000001	1111111000000001
🕨 👹 p1[15:0]	1111111000000001	1111111000000001
▶ 💐 p2[15:0]	1111111000000001	1111111000000001
🕨 👹 p3[15:0]	1111111000000001	111111100000001
🕨 👹 fb1[15:0]	00000001111110	00000000011111110
🕨 👹 fb2[15:0]	1111110000000010	111111000000010
🕨 👹 fb3[15:0]	1111110100000000	111111010000000
🕨 👹 fb5[15:0]	000000011111101	000000011111101
ll a	1	
Ug c2	0	

Figure 8: Simulation Result of 16 X 16 Vedic multiplier using MUX based adder

Table 1				
Туре	No. of	No.of	Delay	
	Bits	bonded IOs	(ns)	
Vedic multiplier using Brent	16	64	10.548	
Kung adder				
Vedic multiplier using MUX	16	64	16.144	
based adder				



Figure 9: Delay (ns) comparison between two Vedic multipliers

6. Conclusion and Future Work

This paper presents a novel high speed design for multiplication by combine the features of Vedic mathematics & Brent kung adder. From the table 1 we conclude that the proposed Vedic multiplier is 34.7% faster from the Vedic Multiplier using MUX based adder.

Our proposed Vedic multiplier shows drastically faster performance than the Vedic multiplier using MUX based

Volume 5 Issue 12, December 2016 www.ijsr.net

Licensed Under Creative Commons Attribution CC BY

adder. This architecture and fast performance makes this multiplier particularly attractive for VLSI implementations. This 16 bit multiplier can be further extended to 32 bit multiplier and 64 bit multiplier using the proposed method for multiplication operation can be done as future work

References

- M. Zamin Ali Khan , Hussain Saleem, Shiraz Afzal and Jawed Naseem"An Efficient 16-Bit Multiplier based on Booth Algorithm" International Journal of Advancements in Research & Technology, Volume 1, Issue 6, November-2012.
- [2] Saji. M. Antony, S.Sri Ranjani Prasanthi, Dr.S.Indu, Dr. Rajeshwari Pandey, "Design of High Speed Vedic Multiplier using Multiplexer based Adder" 2015 International Conference on Control, Communication & Computing India (ICCC) 19-21 November 2015,IEEE.
- [3] Nidhi Singh, Mohit Singh "Performance Evaluation of 8-Bit Vedic Multiplier with Brent Kung Adder" International Journal of Current Engineering and Technology(IJCET) Inpressco, Vol.6, No.6, Dec 2016.
- [4] Anjana.R, Abishna.B, Harshitha.M.S, Abhishek.E, Ravichandra.V, Dr. Suma M S "Implementation of Vedic Multiplier using Kogge-Stone Adder" International Conference on Embedded Systems- (ICES 2014).
- [5] Arushi Somani, Dheeraj Jain, Sanjay Jaiswal, Kumkum Verma and Swati Kasht "Compare Vedic Multipliers with Conventional Hierarchical array of array multiplier" International Journal of Computer Technology and Electronics Engineering (IJCTEE) Volume 2, Issue 6, December 2012.
- [6] Mr. Dharmendra Madke, Assoc. Prof. Sameena Zafar "Review Paper on High Speed Karatsuba Multiplier and Vedic Mathematics Techniques" International Journal of Advanced Research in Computer Science and Software Engineering, Volume 3, Issue 12, December 2013.
- [7] B. Krishna ,P. Siva Durga Rao, N. V. G. Prasad "High Speed and Low Power Design of Parallel Prefix Adder"International Journal of electronics & communication technology ,Volume 3, Issue 4,October-December 2012.
- [8] Sumit Vaidya and Deepak Dandekar "Delay-power performance Comparison of multipliers in VLSI Circuit design" International Journal of Computer Networks & Communications (IJCNC), Volume 2, No.4, July 2010.
- [9] Diptendu Kumar Kundu, Supriyo Srimani, Saradindu Panda, Prof. Bansibadan Maji "Implementation of Optimized High Performance 4x4 Multiplier using Ancient Vedic Sutra in 45 nm Technology" 2014 2nd International Conference on Devices, Circuits and Systems (ICDCS), 978-1-4799-1356-5/14/\$31.00 ©2014 IEEE.
- [10] Gaurav Sharma, Arjun Singh Chauhan, Himanshu Joshi , Satish Kumar Alaria "Delay Comparison of 4 by 4 Vedic Multiplier based on Different Adder Architectures using VHDL" International Journal of IT, Engineering and Applied Sciences Research (IJIEASR), Volume 2, No. 6, June 2013.

[11] Avinash shrivastava, Chandrahas sahu "Performance Analysis of Parallel Prefix Adder Based on FPGA" International Journal of Engineering Trends and Technology (IJETT) –Volume 21 Number 6–March 2015.