

# Single Phase Clock Distribution using Low Power VLSI Technology

Krishna Naik Dungavath<sup>1</sup>, Dr V. Vijayalakshmi<sup>2</sup>

<sup>1</sup>PG Scholar, Electronics and Communication Engineering, Pondicherry Engineering College, AP, India

<sup>2</sup>Assistant Professor, Electronics and Communication Engineering, Pondicherry Engineering College Puducherry, India

**Abstract:** Normally the clock distribution network will consume about 70% of the total power consumed by the IC because this is the only signal which has the highest activity. Basically for a multi clock domain network we develop a multiple PLL to cater the need, but it consumes more power. So, the main aim of this project is developing a low power single clock multiband network which will supply for the multi clock domain network. It is highly useful and recommended for communication applications like Bluetooth, Zigbee, and WLAN. It is modeled using Verilog simulated using Modelsim and implemented in Xilinx.

**Keywords:** Prescaler, PLL, Programmable Counter, Swallow Counter, MOD, sel, clk, MC.

## 1. Introduction

Division operation is very important in the computer system. For division algorithm earlier they used Phased Lock loop (PLL), but now a day's we are using hardware module divider. There are so many techniques to implement the divider. In synchronous technique it always need clock signal to trigger the system. If we use this technique we may cause some problems like clock skew, dynamic power consumption etc. But in asynchronous circuits no need of system clock signals so it doesn't have the shortcomings mentioned above.

The demand for lower cost, lower power, and multiband RF circuits increased in conjunction with need of higher level of integration. The integrated synthesizers for WLAN applications at 5 GHz consume up to 25 mW in CMOS realizations but it consumes large chip area and has a narrow locking range. To overcome this we used the best published frequency synthesizer at 5 GHz but it consumes power around 9.7 mW. In order to overcome this we used dynamic latches, which are faster and consume less power compared to static divider. The TSPC and E-TSPC designs are able to drive the dynamic latch with a single clock phase and avoid the skew problems. But E-TSPC prescaler will consume 6.25 mW. To overcome this we used a low power wideband 2/3 prescaler and wideband multimodulus 32/33/47/48 prescaler which can consume power up to 158.43 mw.

Frequency dividers are also called prescaler which are used in many communication applications like frequency synthesizer, timing-recovery circuits and clock generation circuits. A prescaler is loaded at the feedback path of the synthesizer, takes signal and generates a periodic output signal and frequency. It is one of the most critical blocks in frequency synthesizer because it operates at highest frequency and consumes large power. So there must be power reduction in the first stage of prescaler which will reduce the total power consumption. So low power wideband 4/5 prescaler and a wideband multimodulus 64/65/79/80 prescaler is used in this project.




Figure 1: Proposed dynamic logic multiband flexible Divider.

In this paper, a Dynamic logic multiband flexible integer – n divider based on pulse-swallow topology is proposed which uses a low power wideband 4/5 prescaler and a wideband multimodulus 64/65/79/80 prescaler as shown in Fig.1, the divider also uses an improved low power loadable bit-cell for the Swallow S-counter.

## 2. Design Considerations

Basically in electronics, digital circuits and digital electronics the speed of the process depends up on the propagation delay or gate delay and length of the wire. When there is no change in input means stable and valid input then there is no change in output then we can get stable and valid output. When there is change in input it may take some time to produce the change output approximately 0.1% to 0.9%. In order to increase the speed of the processor we have to reduce the gate delay then we can get good performance.

Propagation delay will increase due to temperature because of the increase in supply voltage and output load capacitance. The output of logic gate can connected to many gates due to this the delay will increase basically logic gates can have the delay of 10ns and wires may have 1ns for every 6inches. The propagation delay will decide the operating frequency of the process. In order to calculate the operating frequency we have to follow the formula mentioned below

$$F_{max} = \frac{1}{t_{pLH} + t_{pHL}} \quad (1)$$

tpLH = low to high transition  
 tpHL = high to low transition

The total power consumption of the CMOS digital circuit is determined by the switching and short circuit power. The switching power is linearly proportional to the operating frequency and is given by the sum of switching power at each output node as in

$$P_{switching} = \sum_{i=1}^n f_{clk} C_{Li}^2 V_{dd} \quad (2)$$

n = number of switching nodes  
 fclk = clock frequency  
 CLi = load capacitance at the output node of the ith stage  
 Vdd = supply voltage

Basically the short circuit power occurs in dynamic circuits when there exists direct paths from the supply to ground which is given by


$$P_{SC} = I_{SC} * V_{dd} \quad (3)$$

Isc = short circuit current

The short circuit power is high in E-TSPC logic circuits than in TSPC logic circuits because TSPC logic circuits exhibit higher switching power than E-TSPC logic circuits due to high load capacitance. In E-TSPC the major problem is short-circuit power and it has merit of higher operating frequency but it consumes more power than TSPC circuit.

### 3. Wideband 4/5 Prescaler

The wideband single-phase clock 4/5 prescaler is used in this design and it consists of 3 D-flip-flops and 2 NOR gates as shown below




**Figure 2:** wideband single phase clock 4/5 prescaler

It depends on the logic value at MC. When MC = 0 the division ratio is 4 MC = 1 the division ratio is 5

A modulus control signal M is used to control the division ratio either N or N+1. When M = „0“, D1 and D2 will form a divide-by-4 with q3 remaining at „high“ and NAND1 behaving like a NOT gate. When M = „1“, NAND2 will behave like a NOT gate and NAND1 will output „0“ when both q2 and q3 are at „High“. Hence q1 will change from high-to- low after 3 cycles of fclk, forming a divide-by-5.

### 4. Dualmodulus 64 Prescaler

The proposed wideband multimodulus prescaler which can divide the input frequency by 64 as shown below



**Figure 4:** Proposed dualmodulus 64 prescaler

The schematic of the low-voltage dual-modulus prescaler. The dual-modulus divide-by-64/65 prescaler consists of a synchronous divide-by-4/5 counter, an asynchronous divide-by-16 counter and a few static gates.

When mode = 0 divide by 64  
 mode = 1 divide by 65

1) Case 1: mode = 0

If we give input as 1 i.e., reset is 1 it will resets the previous output and gives output as 0. If reset is 0 then the negated output of 4/5 prescaler is given as input to the multimodulus prescaler. The output of last DFF and MODE=0 is given as input to the NAND1, the output of NAND1 and the remaining DFF's are given as input to the NOR1. The output of NOR1 is treated as Mode Control (MC). The output of NOR1 and output of first DFF of 4/5 prescaler is given as input to the NAND2. The output of NAND2 is given as input to the second DFF of 4/5 prescaler. The output of second DFF of 4/5 prescaler and the negation of first DFF of 4/5 prescaler is given as input to the third DFF of 4/5 prescaler then it will perform the divide by 64.

2) Case 2: mode = 1

If we give input as 1 i.e., reset is 1 it will resets the previous output and gives output as 0. If reset is 0 then the negated output of 4/5 prescaler is given as input to the multimodulus prescaler. The output of last DFF and MODE=1 is given as input to the NAND1, the output of NAND1 and the remaining DFF's are given as input to the NOR1. The output of NOR1 is treated as Mode Control (MC). The output of NOR1 and output of first DFF of 4/5 prescaler is given as input to the NAND2. The output of NAND2 is given as input to the second DFF of 4/5 prescaler. The output of second DFF of 4/5 prescaler and the negation of first DFF of 4/5 prescaler is given as input to the third DFF of 4/5 prescaler then it will perform the divide by 65.

## 5. Multiband Flexible Divider

The single-phase clock multiband flexible divider which is shown in Fig.1 consists of the multi modulus 64/65 prescaler, a 7-bit programmable P-counter and a 6 bit swallow S-counter. The control signal MODE decides whether the divider is operating in lower frequency band or higher band.

### A. Swallow (S) Counter:

The 6 bit s counter shown in fig.5 consist of six asynchronous loadable bit cells, a NOR embedded DFF and additional logic gates. If MOD is logically high nodes s1 and s2 switches to logic 0 and the bit cell does not perform any function. The MOD signal goes logically high only when the s-counter finishes counting down to zero.

In the initial state, MOD=0, multimodulus prescaler selects the divide by (N) mode and p, S counter start down counting the input clock cycles. When the s counter finishes counting, MOD switches to logic 1 and the prescaler changes to divide by N+1 mode for the remaining clock cycles.

### B. Programmable (P) Counter:

The programmable P-counter is a 7-bit asynchronous down counter which consists of 7 loadable bit-cells and additional logic gates. Here, bit P7 is tied to the Sel signal of the multi modulus prescaler and bits P 4 and P7 are always at logic "1." The remaining bits can be externally programmed from 75 to 78 for the lower frequency band and from 105 to 122 for the upper frequency band. When the P-counter finishes counting down to zero, LD switches to logic "1" during which the output of all the bit-cells in S-counter switches to logic "1" and output of the NOR embedded DFF switches to logic "0" (MOD=0) where the programmable divider get reset to its initial state and thus a fixed division ratio is achieved. If a fixed 64 (N) dual-modulus prescaler is used, a 7bit P counter is needed for the low-frequency band (2.4 GHz) while an 8-bit S-counter would be needed for the high frequency band(5-5.825 GHz) with a fixed 5-bit S counter. Thus, the multimodulus 64/65 prescaler eases the design complexity of the P-counter.




Fig. 5. Asynchronous 6-bit S-counter.

## 6. Results and Conclusion

### Simulated Environment




Figure 6: Output of Divide by 4






Figure 7: Output of Divide by 5



**Figure 8:** Output of Divide by 64



**Figure 9:** Output of Divide by 65

	Total	Dynamic	Quiescent
Power (mw)	80.98	0.00	80.98

**Figure 10:** Power Consumption of 4/5 Prescaler

## 7. Conclusion

In this paper, a multiband flexible divider is implemented which consist of a consist of program counter; swallow s counter and multimodulus prescaler. It is simulated by using modalism 6.4c. This type of divider is widely used in Bluetooth, Zigbee technologies which are the common wireless standards. A modified divider is also implemented in this paper by integrating p and s counters in the existing system to achieve high performance, to simplify the circuit etc. Also in the modified flexible divider existing 2/3 prescaler is replaced with modified 4/5 prescaler. By the implementation of modified divider we can achieve reduced power consumption.

## References

- [1] P. Y. Deng et al., "A 5 GHz frequency synthesizer with an injection locked frequency divider and differential switched capacitors," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 56, no. 2, pp. 320–326, Feb 2009.
- [2] L. Lai Kan Leung et al., "A 1-V 9.7-mW CMOS frequency synthesizer for IEEE 802.11a transceivers," *IEEE Trans. Micro. Theory Tech.*, vol. 56, no. 1, pp. 39–48, Jan. 2008.
- [3] M. Alioto and G. Palumbo, *Model and Design of Bipolar and MOS Current-Mode Logic Digital Circuits*. New York: Springer, 2005.
- [4] H.R. Rategh et al., "A CMOS frequency synthesizer with an injected locked frequency divider for 5-GHz wireless

- LAN receiver," *IEEE J. Solid-State Circuits*, vol. 35, no.5, pp. 780–787, May 2000.
- [5] L. S. Y. Wong and G. A. Rigby, "A 1V CMOS digital circuits with double-gate-driven MOSFET," in *Proc. IEEE ISSCC97*, pp. 292–293.
- [6] N. Lindert, T. Sugii, S. Tang, and C. Hu, "Dynamic threshold pass-transistor logic for improved delay at low power supply voltages," *IEEE J. Solid-State Circuits*, vol. 34, pp. 85–89, Jan. 1999.
- [7] C. Y. Yang, G. K. Dehng, J. M. Hsu, and S. I. Liu, "New dynamic flip-flops for high-speed dual-modulus prescaler," *IEEE J. Solid-State Circuits*, vol. 33, pp. 1568–1571, Oct. 1998.
- [8] B. Chang, J. Park, and W. Kim, "A 1.2 GHz CMOS dual-modulus prescaler using new dynamic D-type flip-flops," *IEEE J. Solid-State Circuits*, vol. 31, pp. 749–752, May 1996.
- [9] "Nippon Precision Circuits Inc. datasheet," Nippon Precision Circuits Inc., Tokyo, Japan, SM5160CM/DM, 1996.
- [10] M. J. Chen, J. S. Ho, T. H. Huang, C. H. Yang, Y. N. Jou, and T. Wu, "Back-gate forward bias method for low-voltage CMOS digital circuits," *IEEE Trans. Electron Devices*, vol. 43, pp. 904–909, June 1996

## Author Profile

**Mr. Krishna Naik Dungavath** received the B.Tech Degree from SV University Tirupati, and M.E From University College of Engineering, Osmania University, Hyderabad, He Pursing Ph.D in Pondicherry engineering College Puducherry. Currently working as Asst. Prof. in the Department of Electronics and Communication Engineering, in PVVK institute of Technology, Anantapur. Areas of interests are, VLSI, ASIC, Wireless Communication and Digital Systems.

**Dr. V. Vijayalakshmi**, M.Tech, Ph.D, Asst. Professor in the Department of Electronics and Communication Engineering, in Pondicherry engineering College, Puducherry Areas of interests are Cryptography, Information and Network Security, LSI, ASIC