











- [3] J.-S. Wang, C.-Y. Cheng, J.-C. Liu, Y.-C. Liu, and Y.-M. Wang, "A duty-cycle-distortion-tolerant half-delay-line low-power fast-lock-in all-digital delay-locked loop," *IEEE J. Solid-State Circuits*, vol. 45, no. 5, pp. 1036–1047, May 2010.
- [4] H.-H. Chang and S.-I. Liu, "A wide-range and fast-locking all-digital cycle-controlled delay-locked loop," *IEEE J. Solid-State Circuits*, vol. 40, no. 3, pp. 661–670, Mar. 2005.
- [5] S.-K. Kao and S.-I. Liu, "A 62.5–625-MHz anti-reset all digital delay locked loop," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 54, no. 7, pp. 566–570, Jul. 2007.
- [6] G.-K. Dehng and S.-I. Liu, "Clock-deskew buffer using a SAR-controlled delay-locked loop," *IEEE J. Solid-State Circuits*, vol. 35, no. 8, pp. 1128–1136, Aug. 2000.
- [7] Y.-M. Wang and J.-S. Wang, "An ultra-low-power fast-lock-in small jitter all-digital DLL," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, 2005, pp. 422–423.
- [8] R.-J. Yang and S.-I. Liu, "A 40–550 MHz harmonic-free all-digital delay-locked loop using a variable SAR algorithm," *IEEE J. Solid-State Circuits*, vol. 42, no. 2, pp. 361–373, Feb. 2007.
- [9] S.-K. Kao and S.-I. Liu, "All-digital fast-locked synchronous duty cycle corrector," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 53, no. 12, pp. 1363–1367, Dec. 2006.
- [10] D. Shin, J. Song, H. Chae, and C. Kim, "A 7ps jitter 0.053 mm fast lock all-digital DLL with a wide range and high resolution DCC," *IEEE J. Solid-State Circuits*, vol. 44, no. 9, Sep. 2009.
- [11] T. Matano, Y. Takai, T. Takahashi, Y. Sakito, and I. Fujii, "A 1-Gb/s/pin 512-Mb DDRII SDRAM using a digital DLL and a slew-rate-controlled output buffer," *IEEE J. Solid-State Circuits*, vol. 38, no. 5, pp. 762–768, May 2003.
- [12] Y.-M. Wang and J.-S. Wang, "An all-digital 50% duty-cycle corrector," in *IEEE Int. Circuits Syst. Symp.*, 2004, pp. 925–928.