Level Shifted Pulse Width Modulation in Three Phase Multilevel Inverter for Power Quality Improvement

S. B. Sakunde¹, V. D. Bavdhane²

¹ PG Student, Department of Electrical Engineering, Zeal education society's DCOE, Narhe ,Pune, Maharashtra, India

²Assistant Professor, Department of Electrical Engineering, Zeal education society's DCOE, Narhe ,Pune, Maharashtra, India

Abstract: This paper emphasize on harmonics elimination by using 5 level cascaded H-bridge (CHB) inverter. The CHB inverter is having more importance in power electronics application due to reduction in switching losses to other type of inverter. The inverter is adopted with level shifted carrier PWM (LSCPWM) technique. The reference harmonics compensating current signal is generated by synchronous reference frame (SRF) theory and DC side voltage of inverter is regulated by using PI controller. The inverter functions as a DSTATCOM for reduction of harmonics and improvement of power factor. System is designed in MATLAB/SIMULINK for 11kV distribution system.

Keywords: Synchronous reference frame theory (SRF), phase shifted carrier pulse width modulation (PSCPWM), level shifted carrier pulse width modulation (LSCPWM), cascaded H bridge multilevel inverter (CHB)

1. Introduction

With present distribution system, the use of non-linear devices has been increased to large extent which results in injection of large amount of harmonics in the distribution side which further leads to major power quality issues. The consequences observed are voltage sag, swell, heating effects in rotating devices, reactive power burden, lagging power factor etc. [1-5]

With development in power utility and power electronics, various techniques have been implemented for reduction of harmonics. The multilevel inverter found their importance in power quality improvement.[6-9] The most important topologies like diode-clamped inverter (neutral-point clamped), capacitor-clamped (flying capacitor), and cascaded multilevel inverters with separate dc sources are discussed in literatures. Various control and modulation techniques are being presented for these topologies of inverters. [10-12]

This paper focuses on level shifted pulse width technique used for cascaded 5 level H-bridge inverter. This inverter functions as DSTATCOM in order to reduce harmonics and improves the power factor also.

2. DSTATCOM

DSTATCOM consists of voltage source converter (VSC) with DC link capacitor connected in shunt, capable of absorbing or supplying the reactive power. As VSC is having two voltage levels, the power injection takes place but harmonics remain same. In order to reduce the harmonic contents ,DSTATCOM with multilevel inverter is expected for better operation. DSTATCOM also improves power factor to unity.[9]

DSTATCOM converts DC link voltage into set of three phase AC voltage so that active and reactive power transfer to transmission line takes place. If DSTATCOM voltage is equal to source voltage then there is no power transfer to transmission line. If DSTATCOM voltage is greater than source voltage then power is injected to transmission line. If DSTATCOM voltage is lower than source voltage then power is absorbed from transmission line. The schematic diagram of DSTATCOM is presented in fig.1.



Figure 1: Schematic diagram of DSTATCOM

This paper proposes DSTATCOM with five level CHB inverter with DC link as capacitor which stores or inject power as per requirement. DSTATCOM is connected in shunt to transmission line through inductive reactance which is useful for filtering action. Also the DSTATCOM produces current having magnitude equal to of harmonics current but opposite in direction so that harmonics current get nullified. As it is capable of injecting reactive power at point of common coupling (PCC), the voltage profile is improved which leads to improved voltage regulation.

3. Three Phase Cascaded Multilevel Inverter

A five level LSPWM based CHB is illustrated in fig.2. DC source is connected to each inverter separately. Each inverter in a phase generates three different voltage outputs, +Vdc, 0, and -Vdc by different combinations of the four switches. In CHB inverter the ac outputs of each of the different full bridge inverter levels are connected in series such that the synthesized voltage waveform is the sum of the inverter outputs. The number of output phase voltage levels of inverter x in a cascaded inverter is defined by x=2y+1, where y is per phase separate dc sources.



Figure 2: Three phase cascaded five level inverter

4. PWM technique for gate signal generation

Generally following two PWM methods are used for gate signal generation in multilevel inverters.

- 1. Level Shifted Carrier PWM (LSCPWM)
- 2. Phase Shifted Carrier PWM (PSCPWM)

The level shifted pulse width modulation technique has three types [13]

- 1. In Phase disposition
- 2. Phase disposition opposition
- 3. Alternate phase opposition disposition

This work focuses on in phase disposition method where all the carrier signals are in phase as shown in Fig.3. The numbers of carrier waveforms required are given by m-1, where m is number of output voltage levels. So the 5 level CHB inverter requires four triangular carrier waveforms. The triangular carrier waveforms with frequency 2 kHz are chosen.



Figure 3: Level Shifted carrier PWM

The level shifted carrier pulses are generated with repeating sequence in MATLAB/SIMULINK environment as shown in fig. 4. Carrier waveform is continuously compared with error signal to provide gate signal to inverter.

5. MATLAB Modeling and Results

The system parameters considered for simulation study are tabulated in table-1.

| Table 1: System parameter | |
|----------------------------|----------|
| System parameter | Rating |
| Source voltage | 11 kV |
| Frequency | 50Hz |
| DC bus capacitance | 1550e-6F |
| Inverter series inductance | 10 mH |
| Source resistance | 0.1 ohm |
| Source inductance | 0.9 mH |
| Load resistance | 60 ohms |
| Load inductance | 30mH |

Table 1. Content memory of a

5.1 Results Obtained Without DSTATCOM

The Matlab model for basic power system without any compensating device is shown in Fig.5. The basic power system with 11kV source is considered and designed with parameters tabulated above.



Figure 5: Basic uncompensated power system under study with a nonlinear load

The source voltage, current and load current without DSTATCOM are presented in fig.6. It seems that load current and source current both are same and non sinusoidal without DSTATCOM.



Figure 6: Source voltage, source current and load current without DSTATCOM

The harmonic spectrum of Phase-A source current without DSTATCOM is presented in fig.7. The THD of source current without DSTATCOM is observed as 28.25%.



Figure 7: Harmonic spectrum of Phase-A Source current without DSTATCOM

5.2 Results Obtained LSCPWM based DSTATCOM

The MATLAB/SIMULINK model of power system under study compensated with multilevel CHB based inverter with LSCPWM using SRF based method is represented in fig.8.



Figure 8: Simulink model of power system with DSTATCOM

The voltage of Phase A of Five level LSPWM inverter is represented in fig. 9. It shows five step output.

International Journal of Science and Research (IJSR) ISSN (Online): 2319-7064 Index Copernicus Value (2013): 6.14 | Impact Factor (2013): 4.438



Figure 9: Five level output voltage of inverter

Fig.10 shows source voltage, current and load current with five level CHB inverter with LSCPWM based DSTATCOM using SRF method. In this case the source current is found more sinusoidal in comparison to system without compensating device.



Figure 10: Source voltage, current and load current with five level CHB inverter with LSCPWM based DSTATCOM

Harmonic spectrum analysis of Phase-A Source current with five level CHB inverter with PSCPWM based DSTATCOM using SRF method is shown in fig.11. The THD of source current with five level inverter is further reduced to 4.68%.



Figure 11: Harmonic spectrum analysis of Phase-A Source current with five level CHB inverter with LSCPWM based DSTATCOM

For this case the source current and voltage both are found to be in phase, so power factor is unity as shown in fig.12.



Figure 12: Phase-A Source voltage and current

Meanwhile the DC side voltage of capacitor is regulated to 11KV as shown in fig.13.



Figure 13: DC bus voltage

Volume 4 Issue 7, July 2015 <u>www.ijsr.net</u> Licensed Under Creative Commons Attribution CC BY

6. Conclusion

In this paper five level multilevel inverter with LSCPWM based CHB inverter is presented. The percentage of total harmonic distortion is reduced with LSCPWM multilevel inverter method of gate signal generation from 28.25 to 4.65 %. This method found superior in support to power quality issue. The total harmonics distortion can be further reduced by increasing number of steps of inverter.

References

- N. G. Hingorani, "Introducing Custom Power", IEEE Spectrum, vol.32, pp.41-48, june1995
- [2] M. Jawad, H. Mokhtari, "Impact of harmonics on power quality and losses in power distribution systems", International Journal of Electrical and computer engg., vol.5, no.1, feb-2015, pp. 166-174.
- [3] Angela Iagar, Gabriel Nicolae Popa, Corina Maria Dinis, "The influence of home nonlinear electric equipments operating modes on power quality", WSEAS Transactions on systems, ISSN: 2224-2678, vol.13, 2014
- [4] S. Khalid, Bharti Dwiwedi, "Power Quality issue, problems, standards and their effect in industry with corrective means", International Journal of Advances in Engineering & Technology, May 2011
- [5] Haroon Farooq*, Chengke Zhou, Mohamed Emad Farrag," Analyzing the Harmonic Distortion in a Distribution System Caused by the Non-Linear Residential Loads", International Journal of Smart Grid and Clean Energy, august 2012.
- [6] José Rodríguez, Jih-Sheng Lai, Fang Zheng Peng, Multilevel Inverters: A Survey of Topologies, Controls, and Applications, IEEE Trans. on Industrial Electronics, Vol. 49, No. 4, Aug. 2002
- [7] Dr. Jagdish Kumar, "THD Analysis for Different Levels of Cascaded Multilevel Inverters for Industrial Applications", International Journal of Emerging Technology and Advanced Engineering, Volume 2, Issue 10, October 2012
- [8] J.S.Lai. and F.Z.Peng "Multilevel converters A new bread of converters, "IEEE Trans. Ind.Appli. vo1.32. No.3. pp.S09-S17. May/ Jun. 1996.
- [9] J. Ganesh Prasad Reddy and K. Ramesh Reddy "Design and Simulation of Cascaded H-Bridge Multilevel Inverter Based DSTATCOM for Compensation of Reactive Power and Harmonics,"1st Infl Conf. on Recent Advances in Information Technology RAIT-2012
- [10] P.Bhagwat. and V.R.Stefanovic. "Generalized structure of a multilevel PWM Inverter:' IEEE Trans. Ind. Appln, VoI.IA-19. no.6, pp. I OS7-1069, Nov.!Dec. 1983.
- [11] Roozbeh Naderi, and Abdolreza rahmati, "Phase-shifted carrier PWM technique for general cascaded inverters," IEEE Trans. Power.Electron., vol.23, no.3, pp. I 257-I 269. May.2008.
- [12] B. P. McGrath and D. G. Holmes, "Multicarrier PWM strategies for multilevel inverters," IEEE Trans. Ind. Electron., vol. 49, no. 4, pp.858-867, August 2002.
- [13] A.Venkatakrishna, R. Somnatham, Sandeep Reddy," Phase Shifted and Level Shifted PWM Based Cascaded

Paper ID: SUB156567