

- [5] Kala S, Nalesh S, S K Nandy, Ranjani Narayan “Design of a Low Power 64 Point FFT Architecture for WLAN Applications”, 2013 IEEE.
- [6] K. Sowjanya, B. Leele Kumari, “Design and Performance Analysis of 32 and 64 Point FFT using RADIX-2 Algorithm”, Proceedings of AECE-IRAJ International Conference, 14th July 2013, Tirupati, India, ISBN: 978-81-927147-9-0.
- [7] Vasantha Sudheer N, Venu Gopal B , “FPGA implementation of 64-Point FFT Processor”, International Journal of Innovative Technology and Exploring Engineering (IJITEE) ISSN: 2278-3075, Volume-1, Issue-4, September 2012 .
- [8] Kandhi Srikanth , “ Design Radix-4 64-Point Pipeline FFT/IFFT Processor for Wireless Application ”. International Journal of Research in Computer and Communication technology, International Journal of Engineering Inventions e-ISSN: 2278-7461, p-ISSN: 2319-6491 Volume 3, Issue 2 (September 2013) PP: 67-70 .
- [9] Sheng Zhou, Xiaochun Wang, Jianjun Ji, Yanqun Wang, “Design and Implementation of a 1024-point High-speed FFT Processor Based on the FPGA”, 2013 6th International Congress on Image and Signal Processing (CISP 2013).

Author Profile



Jaishri Katekhaye is a PG scholar (M.Tech. VLSI) from GHRAET, from electronics and communication department, RTMN University. She completed the B.E. degree in Electronics and communication Engineering from Kavikulguru Institute of Technology and Science (KITS), Ramtek (Nagpur) from RTMN University, Maharashtra, India.

Prof. Amit Lamba is an assistance professor at GHRAET, electronics and communication department, RTMN University, Maharashtra, India.