A Novel Approach for Design and Analysis of Voltage-Controlled DSTATCOM for Power Quality Enhancement

Syed Ruman¹, Shaik Hameed²

¹Student, Quba College of Engineering & Technology, Nellore, Andhra Pradesh 524320, India
²HOD, Dept Of EEE, Quba College of Engineering & Technology, Nellore, Andhra Pradesh 524320, India

Abstract: The power fluctuations affect the quality of power supplied by the distributed power system. The power quality fluctuations of the distributed power system show a serious impact on the robust and sustainable operation of the distributed power system. These power quality fluctuations may be caused due to several reasons like leakage, faults, and ageing of the lines. This project proposes a new algorithm to generate reference voltage for a controlled mode distribution static compensator (DSTATCOM) operating in voltage-control mode. The proposed scheme exhibits several advantages compared to traditional voltage-controlled DSTATCOM where the reference voltage is arbitrarily taken as 1.0 p.u. The proposed scheme ensures that unity power factor (UPF) is achieved, while regulating the voltage at the load terminal, during load change, which is not possible in the traditional method. Also, the compensator injects lower currents and, therefore, reduces losses in the feeder and voltage-source inverter. Further, a saving in the rating of DSTATCOM is achieved to increases its capacity to mitigate voltage sag. The state-space model of DSTATCOM is incorporated with the deadbeat predictive controller for fast load voltage regulation during voltage disturbances. With these features, this scheme allows DSTATCOM to tackle power-quality issues by providing power factor correction, harmonic elimination, load balancing, and voltage regulation based on the load requirement. Simulation and experimental results are presented to demonstrate the efficacy of the proposed algorithm.

Keywords: Power Quality Deviations, Utility unstability, DSTATCOM, Power Quality Regulation, UPF, CCM, VCM and Compensator

1. Introduction

A Distribution power system suffers from current as well as voltage-related power-quality (PQ) problems, which include poor power factor, distorted source current, and voltage disturbances [1], [2]. A DSTATCOM, connected at the point of common coupling (PCC), has been utilized to mitigate both types of PQ problems [2]–[12]. When operating in current control mode (CCM), it injects reactive and harmonic components of load currents to make source currents balanced, sinusoidal, and in phase with the PCC voltages [3]–[7]. In voltage-control mode (VCM) [2], [8]–[12], the DSTATCOM regulates PCC voltage at a reference value to protect critical loads from voltage disturbances, such as sag, swell, and unbalances. However, the advantages of CCM and VCM cannot be achieved simultaneously with one active filter device, since two modes are independent of each other.

In CCM operation, the DSTATCOM cannot compensate for voltage disturbances. Hence, CCM operation of DSTATCOM is not useful under voltage disturbances, which is a major disadvantage of this mode of operation [13]. Traditionally, in VCM operation, the DSTATCOM regulates the PCC voltage at 1.0 p.u. [2], [8]–[11]. However, a load works satisfactorily for a permissible voltage range [14]. Hence, it is not necessary to regulate the PCC voltage at 1.0 p.u. While maintaining 1.0-p.u. voltage, DSTATCOM compensates for the voltage drop in feeder. For this, the compensator has to supply an additional reactive current which increases the source currents. This increases losses in the voltage-source inverter (VSI) and feeder. Another important aspect is the rating of the VSI. Due to increased current injection, the VSI is de-rated in steady-state condition. Consequently, its capability to mitigate deep voltage sag decreases. Also, UPF cannot be achieved when the PCC voltage is 1 p.u. In the literature, so far, the operation of DSTATCOM is not reported where the advantages of both modes are achieved based on load requirements while overcoming their demerits.

This paper considers the operation of DSTATCOM in VCM and proposes a control algorithm to obtain the reference load terminal voltage. This algorithm provides the combined advantages of CCM and VCM. The UPF operation at the PCC is achieved at nominal load, whereas fast voltage regulation is provided during voltage disturbances. Also, the reactive and harmonic component of load current is supplied by the compensator at any time of operation. The deadbeat predictive controller [15]–[17] is used to generate switching pulses. The control strategy is tested with a three-phase four-wire distribution system. The effectiveness of the proposed algorithm is validated through detailed simulation and experimental results.

2. Proposed Method

Power regulation in a Distributed Power System (DPS) is a trivial and most important task, which affects the quality of power being supplied from the DPS. The power and voltage levels from the DPS may get disturbed by several factors like line impedance variations due to ageing of the line, increased heat during summer, unnecessary snow and rain fall, corrosion, thunders and storms. But all the applications which rely for their operation on electrical power from the DPS required the power to be supplied at the required rated
level. The power quality of the Power Distribution Line Bus(PDLB) may get fluctuated due to a sudden variation in the load impedance, source current levels and input power fluctuations. Whatever it may be the reason for power fluctuation, but the utilities of electrical energy from the DPS cannot continue normal operation, there by demanding regulated rated power quality for lossless and destruction less operation of their internal discrete components. Thus regulations of power levels from the DPS are the most important task and to perform that task, several methods were proposed in the literature. But among them we found that the Distributed STATIC Compensator is best in performance in all aspects compared to all other existing techniques. Since from the operational knowledge of the DSTATCOM we found that, the salient performance features of DSTATCOM are steered by the proper selection of appropriate threshold/reference voltage. The DSTATCOM offers best of its performance if the reference voltage was selected appropriately, otherwise its performance may not be satisfactory. Hence proper selection of reference voltage for the DSTATCOM decides the effectiveness of DSTATCOM in distributed power regulation activities. In this project we are going to design the reference voltage for the DSTATCOM which is designed and implemented using fuzzy logic and being operated in the control mode. The Circuit diagram of a DSTATCOM -compensated distribution system is shown in Fig(1). It uses a three- phase, four-wire, two-level, neutral-point-clamped Voltage Switching Inverter (VSI).This structure allows independent control to each leg of the VSI [7]. Fig(2) shows the single-phase equivalent representation of Fig(1). Variable ‘t’ is a switching function, and can be either +1 or -1 depending upon switching state. Filter inductance and resistance are \( L_t \) and \( R_t \), respectively. Shunt capacitor \( C_t \) eliminates high-switching frequency components. First, discrete modeling of the system is presented to obtain a discrete voltage control law, and it is shown that the PCC voltage can be regulated to the desired value with properly chosen parameters of VSI. Then, a procedure to design VSI parameters is presented. A proportional-integral (PI) controller is used to regulate the dc capacitor voltage at a reference value. Based on instantaneous symmetrical component theory and complex Fourier transform, a reference voltage magnitude generation scheme is proposed that provides the advantages of CCM at nominal load. The overall controller block diagram is shown in Fig (3).

The state-space equations for the circuit shown in Fig (2) are given by

\[
\dot{x} = Ax + Bz \rightarrow (1)
\]

Where

\[
A = \begin{bmatrix}
0 & \frac{1}{L_f} & 0 \\
-\frac{1}{L_f} & -\frac{R_f}{L_f} & 0 \\
-\frac{1}{L_s} & 0 & -\frac{R_s}{L_s}
\end{bmatrix}
\]

\[
B = \begin{bmatrix}
v_{dc} \\
0 \\
0
\end{bmatrix}
\]

The general time-domain solution of equation (1) to compute the state vector \( x(t) \) with known initial value \( x(t_0) \) is given as follows:

\[
x(t) = e^{At-t}x(t_0) + \int_{t_0}^{t} e^{At-\tau}Bz(\tau)d\tau \rightarrow (2)
\]

The equivalent discrete solution of the continuous state is obtained by replacing \( t_0=kt_0 \) and \( t=(k+1)t_0 \) as follows:

\[
x(k+1) = e^{At}x(k) + \int_{kT_d}^{(k+1)T_d} e^{At}Bz(\tau)d\tau \rightarrow (3)
\]

Where \( k \) and \( T_d \) represents the \( k^{th} \) sample and sampling period respectively. During the consecutive sampling period, the value of \( z(\tau) \) is held constant, and can be taken as \( z(k) \). After simplification and changing the integration variable, equation (3) can be written as

\[
x(k+1) = e^{At}x(k) + \int_{0}^{T_d} e^{At}Bd\lambda \rightarrow (4)
\]

This equation is rewritten as follows:

\[
x(k+1) = Gx(k) + Hz(k) \rightarrow (5)
\]

Where \( H \) and \( G \) are sampled matrices, with the sampling time of \( T_d \). For small sampling time, matrices \( G \) and \( H \) are calculated as follows:

\[
G = \begin{bmatrix}
G_{11} & G_{12} & G_{13} \\
G_{21} & G_{22} & G_{23} \\
G_{31} & G_{32} & G_{33}
\end{bmatrix}
\]

\[
G_{ij} = e^{AT_d}I + \int_{0}^{T_d} e^{AT_d}Bd\lambda \rightarrow (6)
\]

\[
H = \begin{bmatrix}
H_{11} & H_{12} & H_{13} \\
H_{21} & H_{22} & H_{23} \\
H_{31} & H_{32} & H_{33}
\end{bmatrix}
\]

\[
H = \int_{0}^{T_d} e^{AT_d}Bd\lambda = \int_{0}^{T_d} (I + AT_d + \frac{A^2T_d^2}{2})Bd\lambda \rightarrow (7)
\]

Figure 1: Circuit diagram of the DSTATCOM-compensated distribution system.

Figure 2: Single-phase equivalent circuit of DSTATCOM
Hence the capacitor voltage is given as
\[ v_f(k + 1) = G_{11}v_f(k) + G_{12}i_f(k) + H_{11}u(k) + H_{12}f_t(k) \]  
(8)

As seen from eq(8), the terminal voltage can be maintained at a reference value depending upon the VSI parameters \( V_{dc}, L_f, R_f \) and sampling time \( T_d \). Therefore, VSI parameters must be chosen carefully. Let \( v_t^* \) be the reference load terminal voltage. A cost function \( J \) is chosen as follows.
\[ J = [v_f(k + 1) - v_t^*(k + 1)]^2 \]  
(9)

The cost function is differentiated with respect to \( u(k) \) and its minimum is obtained at
\[ v_f(k + 1) = v_t^*(k + 1) \]  
(10)
The deadbeat voltage-control law, from (8) and (10), is given as
\[ u^* = v_t^*(k + 1) - G_{11}v_f(k) - G_{12}i_f(k) - H_{12}f_t(k) \]  
(11)

The schematic overall block diagram of the proposed controller to control the DSTATCOM in distributed power system is shown in fig(3), which consists of a zero crossing detector which detects the zero crossing points in three phasor voltage waveforms. Using the result from the zero crossing detector and load angle from the PI controller to maintain dc capacitor voltage, the Unit Vector Generator (UVG) generates three unit threshold vectors for three phasor voltage lines of the DSTATCOM which will be further optimized according to the characteristic equation.
\[ V_r^* = \sqrt{V^2 - (|I|^2X_k)^2 - |I|^2R_e} \]  
(12)

The dead beat voltage controller regulates the voltage fluctuations in three Phasor lines in proportion to the feedback control phase sample inputs for three Phasor lines so as to control the cost of power quality regulation process according to the cost function conditionally steered by functional and threshold voltages of three phasors lines of the DSTATCOM. Thus the discrete functional units of DSTATCOM will work.

Reference terminal voltages are generated such that, at nominal load, all advantages of Current Controlled Mode (CCM) operation are achieved while DSTATCOM is operating in Voltage Controlled Mode (VCM). Hence, the DSTATCOM will inject reactive and harmonic components of load current. To achieve this, first the fundamental positive-sequence component of load currents is computed. Then, it is assumed that these currents come from the source and considered as reference source currents at nominal load. With these source currents and for UPF at the PCC, the magnitude of the PCC voltage is calculated. Let three-phase load currents \( i_{la}(t), i_{lb}(t) \) and \( i_{lc}(t) \) be represented by the following equations.
\[ i_j(t) = \sum_{n=1}^{m} \sqrt{2}I_{jn} \sin(nwt + \Phi_{jn}) \]

Where \( j=a, b, c \) represent three phases, ‘n’ is the harmonic number, and ‘m’ is the maximum harmonic order. \( \Phi_{jn} \) represents the phase angle of the \( n^{th} \) order harmonic with respect to reference in phase-a and is similar to other phases.

3. Results and Discussion

The practical implementation of the proposed algorithm for generating the reference voltage of the Distributive Static Compensator (DSTATCOM) operating in the control mode for voltage stability control and analysis of a distributed power system is done by designing the corresponding Simulink models hierarchically to replicate various processing stages involved in designing the DSTATCOM and various processing models using MATLAB/SIMULINK software. The proposed algorithm will include the design and analysis of various DSTATCOM models as given under.
The basic DSTATCOM model before compensating the spurious voltage fluctuations in the phasor lines of the Distributed Power System (DPS) is shown in above figure(4). This model will consists of a distributed Generation based power generation unit which supplies the power to the load units through the three phase lines. The load unit can be either linear load unit or non-linear load unit. The output voltage levels will be displayed on the Oscilloscopes.

The below figure(7) shows the generalized DSTATCOM model, which employs a similar circuitry as that of the DSTATCOM model without compensation as shown in fig(4) in addition with a compensation circuitry to compensate the voltage fluctuations in the phasor lines of the power distribution system.

Figure 4: Model before Compensation

Figure 5: Terminal Voltage waveforms of three phasor lines of the DSTATCOM before compensation

Figure 6: Terminal Current waveforms of the three phasor lines of the DSTATCOM before compensation

Figure 7: Generalized DSTATCOM Model.

Figure 8: Measured Voltage at the terminals of the generalized DSTATCOM

Figure 9: Terminal voltage and currents of a phasor line of generalized DSTATCOM model

Figure 10: RMS Compensator current of generalized DSTATCOM
Fuzzy logic based implementation is the best technique to explore the reliability and salient performance features of the DSTATCOM. The Robust implementation of the Fuzzy Logic based DSTATCOM model operating in controlled mode is shown in figure(16).

Figure 11: VSC active power waveform of the generalized DSTATCOM

Figure 12: VSC reactive power waveform of the generalized DSTATCOM

Figure 13: Load active power waveforms of the generalized DSTATCOM

Figure 14: Load reactive power waveforms of the generalized DSTATCOM

Figure 15: PCC Active power waveforms of the generalized DSTATCOM

Figure 17: Measured Voltage at the terminals of the DSTATCOM using fuzzy -logic

Figure 18: Terminal voltage and currents of the DSTATCOM using the fuzzy-logic

Figure 19: Terminal voltages of the three phasor lines of the DSTATCOM using the Fuzzy-Logic

Figure 20: Terminal currents of the DSTATCOM system using the Fuzzy-Logic
Figure 22: Source current waveforms of the three phasor lines of the DSTATCOM using the Fuzzy-Logic

Figure 23: RMS source current waveform of the DSTATCOM using the Fuzzy-Logic

Figure 24: RMS Compensation current of the DSTATCOM using Fuzzy-Logic

Figure 25: VSC Active power of the DSTATCOM using Fuzzy-Logic

Figure 26: VSC reactive power of the DSTATCOM using the Fuzzy-Logic

Figure 27: Load active power of the DSTATCOM using the Fuzzy-Logic

Figure 28: Load reactive power of the DSTATCOM using the Fuzzy-Logic

Figure 29: PCC active power of the DSTATCOM using the Fuzzy logic

Figure 30: PCC reactive power of the DSTATCOM using the Fuzzy-Logic
In this paper, we proposed a control algorithm for the generation of reference load voltage for a voltage-controlled DSTATCOM being operated in a control mode. The performance of the proposed scheme is compared with the traditional voltage-controlled DSTATCOM. The proposed method provides the following advantages at nominal load;(a) the compensator injects reactive and harmonic components of load currents, resulting in an UPF; (b)nearly UPF is maintained for a load change;(c)fast voltage regulation has been achieved during voltage disturbances; (d) losses in the VSI;(e) feeders are reduced considerably, and have higher sag supporting capability with the same VSI rating compared to the traditional scheme. The simulation and experimental results show that the proposed scheme provides DSTATCOM, a capability to improve several PQ problems (related to voltage and current).

5. Future Scope

Even though the Distributed STATic COMpensator is proven to be the best in all aspects compared to all other existing techniques. The salient performance features of DSTATCOM are steered by the proper selection of appropriate threshold/reference voltage. The DSTATCOM offers best of its performance if the reference voltage was selected appropriately, otherwise its performance may not be satisfactory. Hence proper selection of reference voltage for the DSTATCOM decides the effectiveness of DSTATCOM in distributed power regulation activities. In this project we designed the reference voltage for the DSTATCOM which is designed and implemented using fuzzy logic and being operated in the control mode. There is a huge scope to extend the work further to improve the operational effectiveness of the DSTATCOM operating in the control mode by just optimizing the threshold/reference voltage designed for DSTATCOM. Reference voltage optimization enables the control voltage design to be appropriate which enables the DSTATCOM to deliver best of its performance.

References