

Figure 3: Arithmetic addition

5. Requirement for Error-Tolerant-Adder (ETA)

Increasingly huge data sets and the need for instant response need the adder to be large and fast. The traditional adder like ripple-carry adder (RCA) is thus no longer suitable for large adders because of its low-speed execution. There are different types of adders, like CSK (carry-skip adder), CSL (carry-select adder), and CLA (carry-look-ahead adder), are developed. Likewise, there are so many low-power adder design techniques that have been proposed. Even so, there are always trade-offs between speed and power. For this problem the error-tolerant design can be a possible solution. By sacrificing some accuracy, the error tolerance adder can achieve great improvement in both the power consumption and speed performance.




Figure 4: Hardware implementation of the ETA

6. Result

Comparing the simulation results of our proposed ETA with those of the conventional adders (see Table I), it is evident that the ETA performed the best in terms of power consumption, delay, and Power-Delay Product (PDP). The PDP of the ETA is noted to be 66.29%, 77.44%, 83.70%,

and 75.21% better than the RCA, CSK, CSL, and CLA, respectively. As for transistor count, the proposed ETA is almost as good as the RCA.

Table 1: Simulation Result for ETA versus Conventional Adders

Type of Adder	Power (mW)	Delay (ns)	PDP (pJ)	PDP saving (%)	Transistor Count
RCA	0.22	4.04	0.89	66.29	896
CSK	0.46	2.90	1.33	77.44	1728
CSL	0.60	3.06	1.84	83.70	2176
CLA	0.51	2.37	1.21	75.21	2208
ETA	0.13	2.29	0.30	N.A.	1006

7. Conclusion

In this paper, error tolerance is introduced in VLSI design. A new type of adder, the error-tolerant adder, which have certain amount of accuracy for significant power saving and performance improvement, is proposed. The possible applications of the ETA fall mainly in areas where there is no strict requirement on accuracy or where super low power consumption and high-speed performance are more important than accuracy. We can take an example, in the DSP application for portable devices such as cell phones and laptops.

8. Acknowledgement

I would like to express my sincere gratitude to my guide Prof. Vishal G. Puranik for his continuous support, patience, motivation, enthusiasm, and immense knowledge. His guidance helped me in all the time of research and writing of this paper.

References

- [1] Ning Zhu, Wang Ling Goh, Zhi Hui Kong, Weija zhang, Kiat Seng Yeo, "Design of Low-Power High-Speed Truncation Error Tolerant Adder and its Applications in Digital Signal Processing," august 2010, IEEE transactions on VLSI (very large scale integration) vol. 18, no. 8,.
- [2] K. V. Palem, "Energy aware computing through probabilistic switching: A study of limits," September 2005, IEEE Transaction Computer, vol. 54, no. 9, pp. 1123-1137.
- [3] M. A. Breuer, T.M. Mak and S.K. Gupta, "Design and error-tolerance in the presence of massive numbers of defects," May-Jun. 2004, IEEE Des. Test Computer, vol. 24, no. 3, pp. 216-227.
- [4] International Technology Roadmap for Semiconductors [Online]. Available: <http://public.itrs.net/>
- [5] Rajesh Mehra and Ruchika Sharma, "Design of Error-Tolerant CMOS Adder Using optimized Transistor Count," IJARCCCE (International Journal of Advanced Research in Computer and Communication Engineering), July 2014, Volume 3, Issue 7, ISSN (Online) : 2278-1021 ISSN (Print) : 2319-5940.

- [6] A. B. Melvin and Z. Haiyang, "Error-tolerance and multi-media," in Proc. 2006 Int. Conf. Intell. Inf. Hiding and Multimedia Signal Process, 2006, pp. 521–524.

Author Profile



Khiali Pooja Sen received the Bachelors degree (B.E.) Computer Engineering in 2012 fromSSIPMT, Raipur, Chhattisgarh. She is now pursuing Masters Degree E & TC (VLSI and Embedded System), from JSPM's BSIOTR, Wagholi, Pune, Maharashtra.



Prof. Vishal G. Puranik received his M.E(Electronics) in 2007 from Aurangabad University, and now he is working as Assistant professor, Department of E & TC, JSPM's Bhivarabai Sawant Institute of Technology & Research, Wagholi, Pune, Maharashtra.. His research is Embedded Systems.

