

Figure 6: Simulation output of 16-bit Regular CSLA.




Figure 7: Simulation output of 16-bit Modified CSLA.

After the observation of simulation waveforms, synthesis is performed for the calculation of delay and thereby the power of the CSLA's are calculated. Table 1 exhibits the simulation results of both CSLA structures in terms of delay and power.

Table 1: Comparison of Regular and Modified CSLA

Parameters	Regular CSLA	Modified CSLA
Delay (ns)	19.853	10.464
Power(mW)	185	143

From the above table, we can say that delay and power of an Modified CSLA is reduced by 9.389 ns and 42 mW respectively as compared to Regular CSLA. Thus, a CSLA with D-latch is a High Speed Carry Select Adder.

We now analysis the performance of the CSLA by implementing an FIR filter using Regular Carry Select Adder and Modified Carry Select Adder in the adder part of filter and then both results of filter are compared in term of delay and power.




Figure 8: Simulation output of FIR Filter using Regular CSLA




Figure 9: Simulation output of FIR Filter using Modified CSLA

Table 2: Comparison of Regular and Modified CSLA implemented in FIR filter

Parameters	FIR filter using Regular CSLA	FIR filter using Modified CSLA
Delay(ns)	22.539	13.778
Power(mW)	114	110s

From the above table, we can see that delay and power are reduced when the FIR Filter is implemented with an Modified CSLA with D-latch rather than an FIR Filter that is implemented with a Regular CSLA. Thus a high speed and low power FIR filter can be designed using a Modified CSLA with D-latch. Thus a CSLA designed with a D-latch is a High Speed Carry Select Adder.

6. Conclusion

This paper presented a unique approach to reduce the delay and power of CSLA architecture. Here, we show the design of CSLA implemented by using D-Latch and compared with Regular CSLA. The result shows that CSLA with D-Latch is

a high speed and low power carry select adder. All these adders are implemented on Spartan 3E Kit and performance of this CSLA is evaluated in terms of delay and power by using CSLA in the adder part of FIR filter and it proves to be high speed and low power carry select adder .

References

- [1] Y. He, C. H. Chang, and J. Gu, "An area efficient 64-Bit square Root carry-select adder for low power Applications" in *Proc. IEEE Int. Symp. Circuits Syst.*, vol. 4, pp. 4082-4085, 2005.
- [2] Padma Devi, AshimaGirdher and Balwinder Singh, "Improved Carry Select Adder with Reduced Area and Low Power Consumption", *International Journal of Computer Applications (0975 – 8887)*, Volume 3 -No.4, June 2010.
- [3] Ramkumar, B. and Harish M Kittur, "Low Power and Area Efficient Carry Select Adder", *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, pp.1-5, 2012.
- [4] Sajesh Kumar U, Mohamed Salih K. and Sajith K "Design and Implementation of Carry Select Adder without Using Multiplexers" *IEEE Conference. On Emerging Technology Trends in Electronics, Communication and Networking*, 2012.
- [5] Priya, R. And J.Senthilkumar, "Enhanced Area Efficient Architecture for 128 bit Modified CSLA", *IEEE Conference on Circuits, Power and Computing Technologies*, 2013.
- [6] Laxman Shanigarapu and Bhavana P. Shrivastava, "Low-Power and High Speed Carry Select Adder", *International Journal of Scientific and Research Publications*, Vol. 3, Issue 8, Aug. 2013.
- [7] Oklobdzija. V. G, "High Speed VLSI Arithmetic Units: Adders and Multipliers", in "Design of High Performance Microprocessor Circuits", Book edited by A. Chandrakasan, *IEEE Press*, 2000.

Author Profile



Ashwini A. Lokhande has done BE in Electronics and Telecommunications from Rashtrasant Tukadoji Maharaj Nagpur University, Nagpur, India, in 2012. She is currently pursuing ME in VLSI and Embedded system (E&TC) from Sinhgad College of Engineering, Savitribai Phule Pune university, Pune, India. Her current areas of interest includes digital signal processing and VLSI system design.



Vrushali G. Raut received her BE degree in Electronics from Shree Gurugovind Singhji College of Engineering, Nanded, India, in 1997, the Master of Engineering degree in Digital Systems, Electronics from Sinhgad College of Engineering, Pune, India, in 2009. She is a assistant professor, with Department of Electronics and Telecommunication, Sinhgad College of Engineering, Pune University, from 2000 till date. Her research interests include digital signal processing, electronic measurement techniques, microwave and VLSI.