









verifies that the hardware requirement is reduced, Thereby reducing the power consumption without compromising delay so much.

## 10. Scope of Future Work

An improvement in multiplication speed by using new techniques can greatly improve system performance. This project can be extended for the reconfigurable architecture.

## 11. Acknowledgement

I wish to Prof. R. N. Mandavgane and other contributor to give their contribution for developing this topic related search. I also thankful to all the authors of different books which guide me a lot.

## References

- [1] Ashish S. Shende, M. A. Gaikwad, D. R. Dandekar. "Design of Efficient 4×4 Quaternary Vedic Multiplier Using Current-Mode Multi-Valued Logic", Int. J. on Recent Trends in Engineering and Technology, Vol. 10, No. 2, Jan 2014.
- [2] Diogo Brito, Jorge R. Fernandes, Jose Monteiro. "Quaternary Logic Lookup Table in Standard CMOS", IEEE Transaction on Very Large Scale Integration (VLSI) System 2014.
- [3] Riya Saini, Tina G. Galani, R. D. Daruwala. "Efficient Implementation of Pipelined Double Precision Floating Point Unit on FPGA", International Journal of Emerging Trends in Electrical and Electronics (IJETEE – ISSN: 2320-9569) Vol. 5, Issue. 1, July-2013.
- [4] Ashish S. Shende, M. A. Gaikwad, D. R. Dandekar. "Application of Current-Mode Multi-Valued Logic in the Design of Vedic Multiplier", International Journal of Computer Applications (0975 – 8887) Recent Trends in Engineering Technology-2013.
- [5] Deeraj Jain, Dr. Ajay Somkuwar. "Implementation and Performance Analysis of a Vedic Multiplier Using Tanner EDA Tool", IJSRD–International Journal for Scientific Research & Development vol. 1, Issue 5, 2013.
- [6] Arun K. Patro, Kunal N. Dekate. "A Transistor Level Analysis For a 8-Bit Vedic Multiplier", International Journal of Electronics Signals and Systems (IJESS) ISSN: 2231- 5969, Vol-1 Iss-3, 2012.
- [7] S.Kokila, R.Ramadhurai, L.Sarah. "VHDL Implementation of Fast 32X32 Multiplier based on Vedic Mathematics", International Journal of Engineering Technology and Computer Applications Vol.2, No.1, Apr 2012.
- [8] Aniruddha Kanhe, Shishir Kumar Das, Ankit Kumar Singh. "Design and Implementation of Floating Point Multiplier based on Vedic Multiplication Technique", International Conference on Communication, Information & Computing Technology (ICCICT), Oct. 19-20, 2012.
- [9] Sumit R. Vaidya. "Design of High Performance 8x8-bit Multiplier Based on Vedic Mathematics in ASIC",

Dissertation for M.Tech. Project, BDCOE, RTM Nagpur University, January 2011

- [10] Sumit R.Vaidya and Deepak Dandekar. "Delay-Power Performance Comparison of Multipliers in VLSI Circuit Design", International Journal of Computer Networks & Communications (IJCNC), Vol.2, No.4, July 2010.

## Author Profile



**Mr. Vivek Wanjari** is a PG scholar doing his M.Tech in Electronic (comm.) branch from SDCE Institute of Technology selukate, RTMNU University, and Wardha. He received his B.E. (Electronics and Telicomm. Engineering) Degree from D.M.I.E.T.R college of Engineering, R.T.M.N.U University, Wardha in 2013.



**Mrs. Rajashree N. Mandavgane** received her B.E degree and M.Tech degree from R.T.M.N.U University, Maharashtra, India. She is presently working as associate Professor and Head in the department of Electronics and Communication Engineering, BDCOE Institute of Technology, sevagram, Wardha. She is having a total of 23 years of teaching experience. With a subject specialization in general and digital electronics.



**Mr. Shailesh Sakhare** has completed his B.E and M.Tech in R.T.M.N.U University. He has Five years of teaching experience in various engineering colleges. Currently he holds the post of Assistant professor in the Department of Electronics Engineering, SDCE Institute of Technology, selukate, Wardha, Maharashtra, India. He has published more than 2 research papers in international journals. He has attended various International and National conferences.