Design and Implementation of Efficient FSM for AHB Master and Arbiter

Muzammel Hoque^{#1}, Owais Shah^{#2}

Abstract: Due to Moore's law more and more amount of logic is being placed onto a single silicon die and it is driving the development of highly integrated SoC designs. So this high computational power must be matched with interconnect fabric which can handle it. There are many interconnect buses that are widely used in the industry like AMBA, Wishbone, Core Connect, Avalon etc. AMBA is most proffered among all of them because it has a hierarchy of buses with AHB (Advance high performance bus) can be connected to high performance peripherals and APB (Advance Peripheral Bus) that can be connected to low performance peripherals. Nowadays in industry development of Silicon on Chip (SOC) devices with reusable IP cores are given higher priority, the major challenge faced here is to ensure proper lossless communication between these IP cores in SOC device, this can be ensured with the help of standard communication protocols such as AMBA from ARM Ltd. In this paper we design and synthesize efficient Finite State Machine (FSM) for master and arbiter interface in AMBA AHB.

Keywords: FSM, AHB, Master and Arbiter, hamster

1. Introduction

Advanced Microcontroller Bus Architecture (AMBA) is a protocol that is used as an open standard, on chip interconnect specification for the connection and management of functional blocks in a system-on-chip (SoC) [1] AMBA assists the progress of right-first-time development of multiprocessor designs with large number of controllers &peripherals [2] The Advanced Microcontroller Bus Architecture (AMBA) has the ability to re-use designs and here it means it has the ability to reuse IP. IP re-use in today's technology is an important factor in reducing the development costs and timescales for System-on-chip (SoC) [3] AMBA is a standard interface specification that makes sure of the compatibility between IP components provided by different design teams or vendors.

The worldwide reception of AMBA specifications all over the semiconductor industry has driven a comprehensive market in third party IP products and tools to support the development of AMBA based systems. OVERVIEW OF AMBA BUSES there are three different buses defined within the AMBA 2.0 specification - Advanced High Performance Bus (AHB), Advanced System Bus (ASB), and Advance Peripheral Bus (APB). This paper mainly deals with AMBA AHB and particularly AHB master and arbiter. Advanced High-performance Bus (AHB) The AMBA AHB is for high-performance, high clock frequency system modules. The AHB acts as the highperformance system backbone bus. AHB supports the efficient connection of processors, on-chip memories and off-chip external memory interfaces with low-power peripheral macro cell functions. AHB is also specified to ensure ease of use in an efficient design flow using synthesis and automated test techniques. Advanced System Bus (ASB) The AMBA ASB is for high-performance system modules. AMBA ASB is an alternative system bus suitable for use where the high-performance features of AHB are not required. ASB also supports the efficient connection of processors, on-chip memories and off-chip external memory interfaces with low-power peripheral macro cell functions. Advanced Peripheral Bus (APB) The AMBA APB is for low-power peripherals. AMBA APB is optimized for minimal power consumption and reduced interface complexity to support peripheral functions. APB can be used in conjunction with either version of the system bus.

2. Objectives of the AMBA Specification

The AMBA specification has been derived to satisfy four key requirements:

- To facilitate the right-first-time development of embedded microcontroller products with one or more CPUs or signal processors
- To be technology-independent and ensure that highly reusable peripheral and system macro cells can be migrated across a diverse range of IC processes and be appropriate for full-custom, standard cell and gate array technologies
- To encourage modular system design to improve processor independence, providing a development roadmap for advanced cached CPU cores and the development of peripheral libraries
- To minimize the silicon infrastructure required to support efficient on-chip and off-chip communication for both operation and manufacturing test.

3. A Typical AMBA-Based Microcontroller

An AMBA-based microcontroller typically consists of a high-performance system backbone bus (AMBA AHB or AMBA ASB), able to sustain the external memory bandwidth, on which the CPU, on-chip memory and other Direct Memory Access (DMA) devices reside. This bus provides a high-bandwidth interface between the elements that are involved in the majority of transfers. Also located on the high performance bus is a bridge to the lower bandwidth APB, where most of the peripheral devices in the system are located.

International Journal of Science and Research (IJSR) ISSN (Online): 2319-7064 Index Copernicus Value (2013): 6.14 | Impact Factor (2013): 4.438

AMBA AHB Slave Interface

An AHB bus slave responds to transfers initiated by bus masters within the system. The slave uses a HSELx select signal from the decoder to determine when it should respond to a bus transfer, in this work initially for the design of slave module the hselx signal was given from the test bench, later while simulating the top module the hselx signal is given from the decoder itself according to the address requested by the master module. The other signals required for the transfer, such as address and control information is generated by the bus master, and is given to the slave module through arbiter module. The slave in this work does use the hsplitx signal i.e. the slaves in this paper is capable of SPLIT and RETRY functions. SPLIT transfers improve the overall utilization of the bus by separating (or splitting) the operation of the master providing the address to a slave from the operation of the slave responding with the appropriate data. When a transfer occurs the slave can decide to issue a SPLIT response if it believes the transfer will take a large number of cycles to perform. This signals to the arbiter that the master which is attempting the transfer should not be granted access to the bus until the slave indicates it is ready to complete the transfer. Therefore the arbiter is responsible for observing the response signals and internally masking any requests from masters which have been SPLIT. During the address phase of a transfer the arbiter generates a tag, or bus master number, on hmaster [1:0] which identifies the master that is performing the transfer. Any slave issuing a SPLIT response must be capable of indicating that it can complete the transfer, and it does this by making a note of the master number on the hmaster [1:0] signals. Later, when the slave can complete the transfer, it asserts the appropriate bit, according to the master number, on the hsplitx [1:0] [Refer Appendix A] signals from the slave to the arbiter. The Figure 3 shows the AHB slave interface synthesized in this work.

4. Result Analysis

After designing the finite state machine of the AHB master and slave, Verilog hardware description language is used to implement it and check its functionality and correctness. In this paper the simulation is done with the help of Modelsim 10.03a and the synthesis is done with the help of Xilinx ISE design tool.

Simulation Result





RTL Schematic





International Journal of Science and Research (IJSR) ISSN (Online): 2319-7064 Index Copernicus Value (2013): 6.14 | Impact Factor (2013): 4.438



Technological View





Power Consumption



🔆 File Edit View	Tools Window He	lp	
🗳 🖬 🔛 👻	ං - 🚧 😣 🕻	5 🔑 🍋	
	Voltage (V)	Current (mA)	Power (mW)
Vccint	1		
Dynamic		0.00	0.00
Quiescent		227.49	227.49
Vccaux	2.5		
Dynamic		0.00	0.00
Quiescent		57.00	142.50
Vcco25	2.5		
Dynamic		0.00	0.00
Quiescent		1.25	3.13
Total Power			373.12
Summary Power	Subtotals Current	Subtotals Thermal	



File Edit Wew Project Source Process Window Help		
· IIIIANNA08 00		
	E FPGA Design Surmary	
ources for Synthesis Implementation	C Concerning	No asynchronous control signals found in this design
- The	- 🖓 Synthesis Messages - 🖓 Translation Messages	28
- (Jac54650-36576	- 🖉 Harstaton Hessages	Timing Summary:
E W Batto burst master (nut v)	Place and Route Messages	Speed Grade: -3
	→ Tining Nessages	
	- Dittorn Messages	Minimum period: 1.181ns (Maximum Frequency: 847.027MHz)
	A Current Nessages	Minimum input arrival time before clock: 3.059ns
	R- Detailed Records	Neximum output required time after clock: 2.703ns
	- D Synthesis Report	Maximum combinational path delay: No path found
	Translation Report	Timing Detail:
	- 🛛 Map Report	
	Place and Route Report	All values displayed in nanoseconds (ns)
Sources Al Snapshots Clubrates	- 🛛 Static Timing Report	A REAL PROPERTY OF THE REAL PR
Carry Mark	- Bitgen Report	Ţ ·
	Sittless Report	Timing constraint: Default period analysis for Clock 'EnClk' Clock period: 1.18ins (frequency: 847.027MHz)
incesses for all bust, nater	Sinthesis Report	Total number of paths / destination ports: 45 / 38
- 👔 Vew/Edit Raced Design (Rooplanner)	- HDL Completion	
- New/Edit Routed Design (FRGA Editor)	- Design Herarchy Analysis	Delay: 1.181ms (Levels of Logic = 1)
Analyze Power ()/Power)	- HOL Analysis	Source: count_2 (LAICH)
R- Generate Power Data	- HDL Synthesis	Destination: count_2 (LAICH)
+ D Generate Post-Place & Route Simulation Model	- Advanced HOL Synthesis	Source Clock: EnClk falling
+ () Generate IBIS Model	- Low Level Synthesis - Pattion Report	Destination Clock: EnClk falling
Back-emotate Pin Locations	- Bral Bennt	Data Path: count 2 to count 2
Constant Programming File	T	Para Nat
Pocesses		< <u> </u>
	📄 nuz v 🙎 Design Summary	a spiper i pase ng
	Design Objects of	Properties
	ahb_bursi_naster	No object is selected
Instances A Pris	<u>•</u> 9	nais <u>i Nane</u> Value
		weth T
Console 🗿 Erros 🚹 Warrings 🔁 Tid Shel 👔 Find in R	les 🗮 View by Calegory 🗮 View by Nane	
		Ln 362 (
Isat 🖉 🧕 🕕 🌔 🕃 💆 📜		* 😼 🗑 🕒 s12400