# Review on Different Types of Power Efficient Adiabatic Logics

### Vijendra Pratap Singh<sup>1</sup>, Dr. S.R.P Sinha<sup>2</sup>

<sup>1, 2</sup> Institute of Engineering and Technology, Lucknow, India

Abstract: This paper shows a new adiabatic approach known as Positive Feedback Adiabatic Logic. Adiabatic circuits and static CMOS logic are used in low power VLSI chips to achieve improved device performance. Power reduction is achieved by recovering the energy in the recovery phase of the power clock. The power saving in the adiabatic logic over static CMOS logic can reach more than 90%. The main goal of this paper is to provide low power solutions to VLSI designers. The dynamic power requirement of CMOS circuits is a major concern in the design of personal information systems and large computers. The clocking schemes and signal waveforms are different from those of standard CMOS circuits. Adiabatic logic provides a way to reuse the energy stored in load capacitors rather than the conventional way of discharging the load capacitors to the ground and wasting this energy.

Keywords: Static CMOS, Adiabatic logic, Low power, Energy dissipation, PFAL, Energy recovery.

### 1. Introduction

Energy efficiency has become a major design concern in high performance and mobile computer systems. Excessive power dissipation requires increasingly large, heavy, expensive, and noisy cooling machinery including special packages, heat sinks, heat pipes, and fans. Excessive energy consumption on mobile computer systems results in increasingly large, heavy, and expensive batteries, power conversion circuits, or fuel cells, which themselves may introduce further heat removal issues. Several effective power management design techniques have been developed over the past few years, including lowering the supply voltage. As process scaling continues below 90nm, however, it becomes more difficult to scale the supply voltage for several reasons. The Energy dissipation in conventional CMOS circuits can be minimized through adiabatic technique. By adiabatic technique dissipation in PMOS network can be minimized and some of energy stored at load capacitance can be recycled instead of dissipated as heat. But the adiabatic technique is highly dependent on parameter variation, two logic families, ECRL (Efficient Charge Recovery Logic) and PFAL (Positive Feedback Adiabatic Logic) are compared with conventional CMOS logic for inverter circuits. It is finding that adiabatic technique is good choice for low power application in specified frequency range.

### 2. Operation of Adiabatic Logic

The word ADIABATIC comes from a Greek word that is used to describe thermodynamic processes that exchange no energy with the environment and therefore, no energy loss in the form of dissipated heat. In real-life computing, such ideal process cannot be achieved because of the presence of dissipative elements like resistances in a circuit. However, one can achieve very low energy dissipation by slowing down the speed of operation and only switching transistors under certain conditions. The signal energies stored in the circuit capacitances are recycled instead, of being dissipated as heat. The adiabatic logic is also known as ENERGY RECOVERY CMOS[1]. It should be noted that [2] the fully adiabatic operation of the circuit is an ideal condition which may only be approached asymptotically as the switching process is slowed down. In most practical cases, the energy dissipation associated with a charge transfer event is usually composed of an adiabatic component and a non-adiabatic component. Therefore, reducing all the energy loss to zero may not possible, regardless of the switching speed. With the adiabatic switching approach, the circuit energies are conserved rather than dissipated as heat. Depending on the application and the system requirements, this approach can sometimes be used to reduce the power dissipation of the digital systems.



Figure 1: Circuit Explaining Adiabatic Switching.

Here, the load capacitance is charged by a constant current source (instead of the constant-voltage source as in the conventional CMOS circuits). Here, R is the resistance of the PMOS network. A constant charging current corresponds to a linear voltage ramp. Assume, the capacitor voltage  $V_C$  is zero initially

The voltage across the switch = IR P(t) in the switch = I<sup>2</sup>R .... (1) Energy during charge = (I<sup>2</sup>R) T

$$\mathbf{E} = (\mathbf{I}^{2}\mathbf{R})\mathbf{T} = = \left(\frac{CV}{T}\right)^{2}\mathbf{R}\mathbf{T} \qquad \dots \dots (2)$$
  
e,  $E = E_{her} = \left(\frac{RC}{T}\right)CV^{2} = \left(\frac{2RC}{T}\right)\left(\frac{1}{-}CV^{2}\right)$ 

Hence, 
$$E = E_{diss} = \left(\frac{RC}{T}\right)CV^2 = \left(\frac{2RC}{T}\right)\left(\frac{1}{2}CV^2\right)$$
 .....(3)

Where , the various terms of above equation are described as follows:

- E energy dissipated during charging.
- Q charge being transferred to the load.
- C value of the load capacitance.
- R resistance of the MOS switch turned on.
- V final value of the voltage at the load.
- T time spent for charging.

Now, a number of observations can be made based on above Equation as follows:

- The dissipated energy is smaller than for the conventional case, if the charging time T is larger than 2RC. That is, the dissipated energy can be made arbitrarily small by increasing the charging time.
- Also, the dissipated energy is proportional to R, as opposed to the conventional case, where the dissipation depends on the capacitance and the voltage swing. Thus, reducing the on-resistance of the PMOS network will reduce the energy dissipation.

### 3. Adiabatic Logic Circuits

There are the many adiabatic logic design technique [1] are given in literature but here four of them are chosen 2N-2N2P , ECRL , PFAL and CAL . The logic circuits such as inverter and inverter chain have been designed using these four adiabatic techniques. These adiabatic logic families show good improvement in energy dissipation as compared to conventional CMOS.

#### A. 2N-2N2P

The schematic 2N-2N2P inverter[1] gate is shown in Fig. 2. 2N-2N2P uses four phase clocking rule to efficiently recover the charge delivered by pck such as 'evaluation', ' hold', 'recover' and 'wait' is shown in Fig. 2. Initially, input 'in' is high and input '/in' is low. When power clock (pck) rises from zero to VDD, since m5 and m2 are on so output 'out' remains ground level. Output '/out' follows the pck (evaluation phase). When pck reaches at VDD, outputs 'out' and '/out' hold logic value zero and VDD respectively (hold phase). This output values can be used for the next stage as an inputs. Now pck falls from VDD to zero, '/out' returns its energy to pck hence delivered charge is recovered (recover phase). Wait phase is inserted to maintain the clock symmetry. In this phase valid inputs are being prepared in the previous stage .





Figure 2: Schematic of 2N-2N2P inverter and power clock(pck)

### B. Efficient Charge Recovery Logic (ECRL)

The schematic the ECRL inverter gate is shown in Fig. 3. ECRL also uses four phase clocking rule to efficiently recover the charge delivered by pck such as 'evaluation', 'hold', 'recover' and 'wait' is shown in Fig. 3. Initially, input 'in' is high and input '/in' is low. When power clock (pck) rises from zero to VDD, since m3 is on so output 'out' remains ground level. Output '/out' follows the pck (evaluation phase). When pck reaches at VDD, outputs 'out' and '/out' hold logic value zero and VDD respectively (hold phase). This output values can be used for the next stage as an inputs. Now pck falls from VDD to zero, '/out' returns its energy to pck hence delivered charge is recovered (recover phase). Wait phase is inserted to maintain the clock symmetry. In this phase valid inputs are being prepared in the previous stage .



Figure 3: Schematic of ECRL inverter and power clock

#### C. Positive Feedback Adiabatic Logic (PFAL)

The schematic PFAL inverter[1] gate is shown in Fig. 4. PFAL uses four phase clocking rule to efficiently recover the charge delivered by pck such as 'evaluation', ' hold', 'recover' and input '/in' is low. When power clock (pck) rises from zero to VDD, since m5 and m4 is on so output 'out' remains ground level. Output '/out' follows the pck (evaluation phase). When pck reaches at VDD, outputs 'out' and '/out' hold logic value zero and VDD respectively (hold phase). This output values can be used for the next stage as

an inputs. Now pck falls from VDD to zero, '/out' returns its energy to pck hence delivered charge is recovered (recover phase). Wait phase is inserted to maintain the clock symmetry. In this phase valid inputs are being prepared in the previous stage.



#### -

### D. Clocked Adiabatic Logic (CAL)

The schematic of the CAL inverter gate is shown in Fig.5. Clocked enable devices (m5 and m7) added in series with m6 and m8 respectively. The purpose of clocked enable devices is to allow operation with a single power clock pck. Initially, input 'in' is high and input '/in' is low. When auxiliary clock 'cx' is high and power clock (pck) rises from zero to V<sub>DD</sub>, since m5 and m6 are on so output 'out' remains ground level. Output '/out' follows the pck (evaluation phase). When pck reaches at V<sub>DD</sub>, outputs 'out' and '/out' hold logic value zero and V<sub>DD</sub> respectively (hold phase). Now pck falls from V<sub>DD</sub> to zero, '/out' returns its energy to phase). Now in next clock period, the auxiliary clock 'cx' is low disables the logic evaluation so previously stored logic state is repeated at the outputs 'out' and '/out', regardless of the inputs .





# 4. Adiabatic PFAL two input AND /NAND gate design

The partially adiabatic PFAL two-input NAND/ AND gate [4] can be implemented as shown below in the Figure 6. Power dissipation in this circuit is reduced up to 90% compared to static CMOS circuit design.



Figure 6: Schematic of PFAL AND/NAND Gate

# 5. Adiabatic PFAL Two Input OR /NOR Gate Design

An adiabatic PFAL OR/NOR gate [4] is implemented as below in Figure 7 .The OR/XOR gate implemented using PFAL will show reduced power dissipation as compared to the conventional CMOS logic.



Figure 7: Schematic of PFAL OR/NOR Gate

# 6. Adiabatic PFAL Two Input EXOR /EXNOR Gate Design

An adiabatic PFAL exclusive-OR/exclusive NOR gate[4] is implemented as below in Figure 8. The EXOR/EXNOR gate implemented will show reduced power dissipation as compared to the conventional CMOS logic.



Figure 8: Schematic of PFAL EXOR/EXNOR Gate

## 7. Adiabatic PFAL 2:1 Muliplexer Design

A 2:1 multiplexer [5] is designed using PFAL logic, it contains two inputs A, B one select line S and outputs out and out bar shown in fig. 9. A sinusoidal power clock is applied Vpc. When input is low, the output terminal 'out' follow the sinusoidal power clock .This circuit reduces the power dissipation compared to static CMOS by using the recovery phase of the power clock.



Figure-9 Schematic of PFAL 2:1 MUX

## 8. Adiabatic PFAL Full Adder Design

An adiabatic PFAL FULL ADDER is implemented as below in Figure 10. The FULL ADDER implemented using PFAL will show reduced power dissipation as compared to the conventional CMOS logic.



Figure 10: Schematic of PFAL FULL ADDER

## 9. Future Work

The above described circuits shows the reduced power dissipation compared to static CMOS circuit. In future , we will design circuits using PFAL,ECRL,CAL,2N-2N2P etc, adiabatic logic so that we can save power more than 90% in portable electronic devices , where power consumption is a major issue.

## **10.** Conclusion

The adiabatic PFAL offers significant power reduction and so better power performance over conventional static CMOS. The above discussion shows that PFAL circuit can recover 50% of the energy dissipated in conventional static CMOS logic. However the PFAL suffers from large switching time, so it is not suitable to application where the delay is critical. Thus suffer from low speed of operation and is not suitable for the application where fast switching is required.

## References

- [1] Rakesh Kumar Yadav, Ashwani K. Rana, Shweta Chauhan, Deepesh Ranka, Kamalesh Yadav, "Four Phase Clocking Rule for Energy Efficient Digital Circuits - An Adiabatic Concept," National Institute of Technology, Hamirpur India,2011 IEEE.
- [2] W. C. Athas, L.J. Svensson, J.G. Koller, N. Tzartzanis, and E. Chou, "Low power digital systems based on adiabatic switching principles," *IEEE Trans. VLSI Systems*, vol. 2, no. 4, pp. 398-407, Dec. 1994.
- [3] J. S. Denker, "A review of adiabatic computing," in IEEE Symp. on Low Power Electronics pp. 94- 97,1994.
- [4] Nikunj R Patel, Sarman K Hadia, "Adiabatic Logic For Low Power Application Using Design 180nm Technology,"International Journal of Computer Trends and Technology (IJCTT) – volume 4 Issue 4 – April 2013.
- [5] Arjun Mishra, Neha Singh, "Low Power Circuit Design Using Positive Feedback Adiabatic Logic (PFAL)," International Journal of Science and Research (IJSR) -Volume 3 Issue 6, June 2014.

- [6] Y. Moon and D.K. Jeong, "An efficient charge recovery logic circuit," *IEEE J. Solid-State Circuits*, vol. 31, no. 4, pp. 514–522, Apr. 1996.
- [7] A.G. Dickinson and J.S. Denker, "Adiabatic dynamic logic," *IEEE J. Solid-state Circuits*, vol. 30, pp. 311-355, Mar. 1995.

### **Author Profile**

Vijendra Pratap Singh, received the B.Tech degree in Applied Electronics and Instrumentation Engineering from Skyline Institute of Engineering and Technology, Greater Noida, Uttar Pradesh, India. .He is currently final year student of M.Tech in Micro-Electronics from, Institute of Engineering and Technology, Lucknow . His research interest includes low power VLSI circuit designing.

**Dr. S.R.P Sinha** received the B.Tech degree from, University of Ranchi in 1981 and M.Tech degree from , University of Roorkee in 1983. He received the Ph.D degree from University of Lucknow in 2004. He is presently working as Associate Professor. in Electronics and Communication department , in Institute of engineering and technology, Lucknow. His research interest includes Electronic Devices, Micro-Electronics, VLSI.