







## References

- [1] Cyril Prasanna Raj P & S.L. Pinnae “DESIGN AND ANALOG VLSI IMPLEMENTATION OF NEURAL NETWORK ARCHITECTURE FOR SIGNAL PROCESSING”. European Journal of Scientific Research ISSN 1450-216X Vol.27No.2 (2009), pp.199-216.
- [2] Neeraj Chasta, Sarita Chaouhan & Yogeshkumar “Analog VLSI Implementation of Neural Network for Signal Processing”. International Journal of VLSI design & Communication System (VLSICS), Vol.3, No.2, April 2012.
- [3] Roy Ludvig Sigvartsen, An Analog Neural Network with On-Chip Learning Thesis Department of information, University of Oslo, 1994.
- [4] Prem Kumar & G.R.C. Kaladhara Sarma “Developing a VLSI Architecture Simulation for Neural Networks Based Image Compression Neural Network”. Journal of information, knowledge and research in and communication.
- [5] Bapuray.D.Yammenavar<sup>1</sup>, Vadiraj.R.Gurunaik<sup>2</sup>, Rakesh.N.Bevinagid<sup>3</sup> and Vinayak. U. Gandage “DESIGN AND ANALOG VLSI IMPLEMENTATION OF ARTIFICIAL NEURAL NETWORK”. International Journal of Artificial Intelligence & Applications (IJAIA), Vol.2, No.3, July 2011.
- [6] E. Vittoz, et al., “The design of high performance analog circuits on digital CMOS chips,” IEEE J. Solid State Circuit 20, 1985, pp.657-665.
- [7] S. R. Kshirsagar & A.O.Vyas “Signal Processing in Neural Network using VLSI Implementation”. Journal of Engineering and Computer Science, Issue June 2013.
- [8] E. Vittoz, et al., “The design of high performance analog circuits on digital CMOS chips,” IEEE J.SolidState Circuit 20, 1985, pp.657-665

## Author Profile



**Abhishek k Shrinath** is a PG student, SSGB Bhusawal, North Maharashtra University jalgaon. BE, from PRMIT&R Badnera, SSGB Amravati university, Amravati Maharashtra, India.