







## References

- [1] Y.-M. Lin, H.-C. Chang, and C.-Y. Lee, "An improved soft BCH decoder with one extra error compensation," in Proc. IEEE Int. Symp. Circuits Syst., May 2010, pp. 3941–3944.
- [2] Y. Wu, "Fast Chase decoding algorithms and architectures for Reed–Solomon codes," IEEE Trans. Inf. Theory, vol. 58, no. 1, pp. 109–129, Jan. 2012.
- [3] hhhN. Kamiya, "On algebraic soft-decision decoding algorithms for BCH codes," IEEE Trans. Inf. Theory, vol. 47, no. 1, pp. 45–58, Jan. 2001.
- [4] X. Zhang, J. Zhu, and Y. Wu, "Efficient one-pass Chase soft-decision BCH decoder for multi-level cell NAND flash memory," in Proc. IEEE Int. Midwest Symp. Circuits Syst., Aug. 2011, pp. 1–4.
- [6] W. J. Gross, F. R. Kschischang, R. Koetter, and P. Gulak, "A VLSI architecture for interpolation in soft-decision decoding of Reed–Solomon codes," in Proc. IEEE Workshop Signal Process. Syst., Oct. 2002, pp. 39–44.
- [8] R. Kötter, "On algebraic decoding of algebraic-geometric and cyclic codes," Ph.D. dissertation, Dept. Elect. Eng., Linköping Univ., Linköping, Sweden, 1996.
- [9] X. Zhang and J. Zhu, "Algebraic soft-decision decoder architectures for long Reed-Solomon codes," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 57, no. 10, pp. 787–792, Oct. 2010.
- [11] X. Zhang and Y. Zheng, "Systematically re-encoded algebraic softdecision Reed-Solomon decoder," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 59, no. 6, pp. 376–380, Jun. 2012.
- [12] C.-S. Choi and H. Lee, "High throughput four-parallel RS decoder architecture for 60 GHz mmWAVE WPAN systems," in Proc. Int. Conf. Consum. Electron., 2010, pp. 225–226.
- [13] K. Lee, H.-G. Kang, J.-I. Park, and H. Lee, "A high-speed lowcomplexity concatenated BCH decoder architecture for 100 Gb/s optical communications," J. Signal Process. Syst., vol. 66, no. 1, pp. 43–55, Jan. 2012.