# A Novel L-Z Source Inverter with Improving of Classical Z Source Inverter

#### Dubasi Nirosha

Aditya Engineering College, Approved by AICTE, Permanently Affiliated to JNTUK & NBA Accredited, Recognized by UGC under the sections 2(f) & 12(B) of the UGC act 1956

Abstract: On the basis of the classical ZSI(Z source inverter) provides a common ground for the DC source and Inverter, and avoids the disadvantages caused by capacitor in the Classical ZSI and SL-ZSI, especially in prohibiting the inrush current at startup. The inverter uses a unique inductor and diode network for boosting its output voltage. This inverter can improve the boost factor through adjusting shoot-through duty ratio and increasing the number of inductors. This thesis presents a novel ZSI uses a unique inductor and diode network with reducing inrush current. The working principle experimental results are analyzed in detail.

Keywords: Inrush Current, Resonance, Inductor, Power converter

#### 1. Introduction

Z-source inverter is a type of power inverter, a circuit that converts direct current to alternating current. It functions as a buck-boost inverter without making use of Dc-Dc Converter Bridge due to its unique circuit topology. Impedance Zsource networks provide an efficient means of power conversion between source and load in a wide range of electric power conversion applications. The DC source is not always constant, such as a fuel cell, photo voltaic array and during voltage sags etc. a DC/DC boost converter is often needed to boost the DC voltage to meet the required output voltage or to allow the nominal operating point to be favorably located. This increases the system complexity and is desirable to eliminate if possible. This problem can be overcome by Z-source inverters in single-stage operations.

In recent years, various Z-source inverter (ZSI) topologies have been presented in numerous diversified studies[1-13]. Some of the studies are focused on applications, modeling, controls and modulation strategies [1-9], whereas others are focused on the development of new topologies [10-13].

The ZSIs accomplish a single-stage power conversion with buck-boost capabilities. In ZSIs, both of the power switches in a leg can be turned on at the same time and thereby eliminate the dead time. This significantly improves the reliability and reduces the output waveform distortion. Fig. 1(a) shows the classical ZSI in which the two-port impedance network couples the main inverter circuit to the dc source. In order to overcome the shortcomings of the classical ZSI, the quasi-ZSI (QZSI) shown in Fig. 1(b) and SL-ZSI shown in Fig. 1(c) [10, 11, 12]. Despite the aforementioned merits, the aforementioned Z-source inverter topologies also show the following drawbacks: 1) capacitors are used in the Z-source network, thus high-voltage or large capacity capacitors should be used, which may result in large volume, cost expensive, and reducing the life span of system; 2) it cannot suppress the inrush current and the resonance introduced by Z-source capacitors and inductors at startup, thus causing the voltage and current surge, which may destroy the devices; 3) it regulates boost factor only by adjusting the shoot-through duty ratio. To solve the aforesaid drawbacks in aforementioned Z-source inverter, a new Z-

source inverter topology is presented with no capacitor and reducing inherent inrush current limitation at startup. It can suppress the resonance thoroughly by removing capacitor and improve the efficiency of power supply. The operation principle and comparison with the classical ZSI and SL-ZSI reveal the merits of the proposed topology, and are also verified in both simulation and experiment.



(b) SL-ZSI Figure 1: Conventional impedance- network inverter topologies

## 2. L- Z- Source Inverter

Different to the original ZSI, the proposed inverter has no capacitor, and is composed of two inductors (L1, L2, and L1= L2), and three diodes (D1, D2, and D3), as shown in Fig.2. The combination of L2– L3– D1– D2– D3 acts as a switched inductor cell [12- 13]. The proposed topology provides inrush current suppression, unlike the traditional topologies, because no current flows to the main circuit at startup. The proposed topology also provides a common ground for the source and inverter.



Figure 2: L- ZSI with two inductors.

#### **A. Operation Principles**

Unlike the traditional ZSIs, L- ZSI just has shoot- through zero states besides the traditional six active states. The operating principles of the proposed inverter are also similar to those of the classical ZSI. For the purpose of analysis, the operating states are simplified into shoot-through and non shoot-through states. Fig. 3 shows the equivalent circuits of L- ZSI.





(b) Figure 3: Operating states: (a) nonshoot-through and (b) shoot-through state.

In the nonshoot- through state, as shown in Fig. 2, D2 is on, While D1 and D3 are off. L1 and L2 (L1 = L2 = L) are connected In series. L1 and L2 transfer energy from the dc voltage source To the main circuit, and the equivalent circuit is shown in Fig. 3(a). The corresponding voltages across L1and L2 in this state are Va\_nonshoot and Vb\_nonshoot, respectively. Thereby, (1) and (2) can be contained.

$$V_{a_{nons\ hoot}} + V_{b\_nons\ hoot} + V_{l} = V_{d}$$
(1)  
$$V_{a\_nons\ hoot} = V_{b\_nons\ hoot}$$
(2)

From (1) & (2) we get, (3) & (4),

 $V_{a\_nons\ hoot} = \frac{1}{2}V_d - \frac{1}{2}V_l = V_{b\_nons\ hoot}$ (3) & (4) Where  $V_d$  is the DC source;  $V_l$  is the dc link voltage. Where Vd is the DC source; Vl is the dc link voltage. In the shoot-through state, as shown in Fig. 2, the inverter side is shorted by both the upper and lower switching devices of any phase leg. During the shoot-through state, D2 is off, while D1 and D3 are on. L1 and L2 are connected in parallel, and inductors L1 and L2 store energy. The equivalent circuit is shown in Fig. 3(b). The corresponding voltages across L1 and L2 in this state are V1 and V2, respectively, and (5) is obtained

$$V_a = V_b = V_d \tag{5}$$

Applying the volt-second balance principle to L1 and L2, (6), (7), (8) and (9) can be obtained from (3), (4), and (5).

$$V_l = \frac{1+D}{1-D} V_d$$
(6)

$$B = \frac{1+D}{1-D} \tag{7}$$

$$I_{L} = I_{1} = I_{2} = D(2L + L_{l}) + L(1 - D)/R_{l}L(1 - D)V_{dc}$$
(8)  
$$I_{l} = \frac{(1+D)V_{d}}{Pl}$$
(9)

Where *B* is the boost factor; IL is the inductor current; IL is the load current; D is shoot-through duty cycle; I1 and I2 are current of  $L_1$  and  $L_2$ , respectively; RI is load resistance;  $L_1$  is load inductance. When  $L_l = 0$ , then load is resistive.

$$I_L = I_a = I_b = 1 + D/R_l(1-D)V_d$$
 (10)

#### A. Boost Ability and Stress Comparison

Different control and load conditions provide varied stresses of impedance-type power inverters. For comparison, the proposed L- ZSI, SL-ZSI, and the classical ZSI are simplified, as shown in Fig. 6. The ac side circuit is represented by its simplified equivalent dc load [20]. An resistive load impedance (Rl) connects directly in parallel with active switch S, where *il* and *vl* are the instantaneous load current and voltage.



Figure 4: Simplified and unified equivalent circuit of impedance-type power inverters (i.e., L- ZSI, SL- ZSI, and the classical ZSI).

Using the steady-state analysis method and the maximum boost control method [15] for Fig. 6, we obtain the voltage and current stresses on the main components, such as L and C. Tab.1 compares the governing equations of the proposed L-ZSI, SL-ZSI, and the classical ZSI with the same D and Vd.

Volume 4 Issue 11, November 2015 <u>www.ijsr.net</u> Licensed Under Creative Commons Attribution CC BY

Table	1:	Stress	Comparison	in the	Case	of the	Same .	D AND
				Vd				

	SL-ZSI	classical ZSI	L-ZSI
В	(1 + D)/(1 - 3D)	1/(1 - 2D)	$\frac{1+(n-1)D}{1-D}$
V <sub>c</sub>	$(1 + D)V_{dc}/(1 - 3D)$	$\frac{(1-D)V_{dc}}{(1-2D)}$	0
Vs	$(1 + D)V_{dc}/(1 - 3D)$	$V_{dc}/(1-2D)$	$\frac{1+(n-1)D}{1-D}V_{dc}$
I	$\frac{(1-D)(1+D)}{(1-3D)}\frac{V_{dc}}{R_l}$	$\frac{(1-D)}{(1-2D)} \frac{V_{dc}}{R_l}$	$\frac{1+(n-1)D}{R_l}V_{dc}$
IL	$\frac{(1-D)^2(1+D)}{(1-3D)^2} \frac{V_{dc}}{R_l}$	$\frac{(1-D)^2}{(1-2D)^2} \frac{V_{dc}}{R_l}$	$\frac{1+(n-1)D}{R_l(1-D)}V_{dc}$

(Where Vc is capacitor voltage in Z-source network, and Vs is voltage stress of switching device.)

Compared with the classical ZSI and SL-ZSI, the proposed inverter can increase the voltage boost inversion ability through adjusting short shoot-through duty ratio or the number of inductor as shown in Fig.7. From Fig.7, it can be seen that voltage gain is increased with the increasing of shoot-through Duty ratio and the increasing of the number of inductors.



Figure 5: Boost factor of L-ZSI under different number of inductor

Fig.6 shows the boost factor comparison among the classical ZSI, SL-ZSI and L-ZSI. In Fig.8, through adjusting the number of inductors, the boost factor of L-ZSI can be larger than that of SL-ZSI and the classical ZSI with short shoot-through zero states. Average value for boost factor change rate of L-ZSI is far less than that of SL-ZSI and the classical ZSI. This characteristic makes the boost factor change of L-ZSI is not very large, when the shoot-through duty ratio is changed. This characteristic also makes the control of L-ZSI is easier than that of SL-ZSI and the classical ZSI, when the shoot-through duty ratio is near 0.3 for SL-ZSI and near 0.5 for classical ZSI.



Since there is no capacitor in L-ZSI, capacitor voltage stress is zero. In SL-ZSI and the classical ZSI, capacitor voltage stress is increased with the increasing of voltage gain.



Figure 7: Capacitor voltage stress for SL-ZSI and the classical ZSI

In classical ZSI, SL-ZSI, and L-ZSI, the voltage stress *Vs* across the switches is just determined by dc link voltage *Vdc* as shown in Tab.1, and Fig.10 shows the switching device voltage stress curves. So, the voltage stress *Vs* is the same in classical ZSI, SL-ZSI, and L-ZSI with same boost factor. That is to say the voltage stress *Vs* is also the same in classical ZSI, SL-ZSI, and L-ZSI, when the voltage gain and modulation index are the same.



Figure 8: Switching device voltage stress for classical ZSI, SL-ZSI and L-ZSI.

Fig.9 and Fig.10 show the inductor current stress in the classical ZSI, SL-ZSI and L-ZSI. In Fig.11, it shows the inductor current stress of SL-ZSI and L-ZSI under different n. The inductor current stress of L-ZSI is increased with the increasing of shoot-through duty ratio and the increasing of the number of inductor. Comparing Fig.11 and Fig.8, The inductor current stress of L-ZSI is smaller than that of SL-ZSI, when the boost factor is equal to each other. Tab. 2 shows the inductor current stress comparison between L-ZSI and SL-ZSI, when the boost factor is equal to each other. Comparing Fig.12 and Fig.8, The inductor current stress of L-ZSI is smaller than that of the classical ZSI, when the boost factor is equal to each other. Tab. 3 shows the inductor current stress comparison between L-ZSI and the classical ZSI, when the boost factor is equal to each other. Tab. 3 shows the inductor current stress comparison between L-ZSI and the classical ZSI, when the boost factor is also equal to each other.



Figure 9: Inductor current stress comparison between L-ZSI and SL-ZSI.

Paper ID: NOV151663

Volume 4 Issue 11, November 2015 <u>www.ijsr.net</u> Licensed Under Creative Commons Attribution CC BY



Figure 10: Inductor current stress comparison between L-ZSI and the classical ZSI.

Table 2: Inductor Current Stress Comparison between L-ZSI and SL ZSI

-					
Boost					
	D				SL-ZSI
factor		n=5	n=6	n=7	
1.5	1/11	$1.5V_{dc}/R_l$			$1.7V_{dc}/R_l$
2	1/7		$2V_{dc}/R_l$		$2.6V_{dc}/R_l$
2.5	3/17			$2.5V_{dc}/R_l$	$3.6V_{dc}/R_l$

 Table 3: Inductor Current Stress Comparison between L-ZSI and the Classical ZSI

Boost			L-ZSI		
	D				traditional ZSI
factor		n=3	n=4	n=5	
2	1/4	$2V_{dc}/R_l$			$2.25V_{de}/R_{l}$
3	1/3		$3V_{dc}/R_l$		$4V_{dc}/R_l$
4	3/8			$4V_{dc}/R_l$	$6.25V_{dc}/R_{l}$

#### **B. Inrush Current and Voltage Overshoot Analysis**

The Z-source impedance network is the energy storage and filtering element for the ZSI. The purpose of the inductors is to limit the current ripples through the devices during boost mode with the shoot- through state. Moreover, the purpose of the capacitors is to absorb the current ripples and maintain a

constant voltage to keep the ac output voltage sinusoidal.



Figure 11: Startup equivalent circuit for the classical ZSI and SL-ZSI.

### 3. Results

To verify the aforementioned theoretical results, Simulation examples for L-ZSI are given using MATLAB/SIMULINK using the maximum boost control method [20].

1)  $L1 = L2 = ... = Ln - 1 = Ln = L = 45 \mu H;$ 

2) three-phase output filter: Lf= 1mH,  $Cf= 22\mu$ F;

3) Switching frequency fs = 10 kHz;

- 4) three-phase balanced resistive load,  $Rl = 10 \Omega$ ;
- 5) Snubber circuit: *Rs*= 20k, *Cs*=0.1uF/1000V.

## A. Simulation Result I

This example is the voltage inversion from dc 48 V to ac 35Vrms and n=2. Assuming D=0.2 and M=0.8, B=1.5.  $V_{ac}$ =MB  $V_{dc}$ /2=28.8V  $V_{ac}$  is the phase peak voltage, which implies that the Line-to-line voltage is 35Vrms or 50 V peak.

Fig.12 shows the simulation results. From fig.12, it can be seen that the above theoretical values are quite consistent with the simulation results.



### 4. Conclusion

This thesis has proposed a novel L-ZSI with improving classical ZSI. This system operates based Permanent Magnet Brushless DC motor drive. This drive system has the advantages of both PMBDCM and Z-source inverter. The system configuration, operation principle and control method have been analyzed in detail. And based on the equivalent circuits, the mathematical model has been established by state-space averaging method. Simulation results have validated the preferred features as well as the possibility of the proposed drive system. Additionally, the shortcoming of switching loss has been discussed, and a possible improvement method has been presented. Based on this

#### Volume 4 Issue 11, November 2015 www.ijsr.net

system the inrush current at startup can be completely eliminated.

## 5. Future Scope

Trough the above analysis, it can be known that switchedinductor cell can improve the voltage gain, based on this feature the Z-source network can be extended. The operating principles as follows



Fig.4. L-ZSI with n inductors and L1=L2=L3 = ... =Ln-1 = Ln.

In the non-shoot-through state, D1,2, D2,2, ..., Dn-1,2 and Dn,2 are on, while D1,1, D1,3, D2,1, D2,3, ..., Dn-1,1, Dn-1,3, Dn,1 and Dn,3 are off. L1, L2, ..., Ln-1 and Ln are connected in series. L1, L2, ..., Ln-1 and Ln transfer energy from the dc voltage source to the main circuit. The corresponding voltages across L1, L2, ..., Ln-1 and Ln in this state are V1\_non, V2\_non, V3\_non, ..., Vn-1\_non and Vn\_non, respectively.

 $V_{1_{non}} + V_{2_{non}} + \dots + V_{n-1_{non}} + V_{n_{non}} + V_i = V_{dc}$   $V_{1_{non}} = V_{2_{non}} = \dots = V_{n-1_{non}} = V_{n_{non}}$ 

$$V_{1\_non} = \frac{1}{n} V_{dc} - \frac{1}{n} V_i$$
$$V_{2\_non} = \frac{1}{n} V_{dc} - \frac{1}{n} V_i$$
$$\vdots$$
$$V_{n-1\_non} = \frac{1}{n} V_{dc} - \frac{1}{n} V_i$$

$$V_{n\_non} = \frac{1}{n} V_{dc} - \frac{1}{n} V_i$$

In the shoot-through state, the inverter side is shorted by both the upper and lower switching devices of any phase leg. During the shoot-through state,  $D1,2, D2,2, \ldots, Dn-1,2$  and Dn,2 are off, while  $D1,1, D1,3, D2,1, D2,3, \ldots, Dn-1,1, Dn-1,3, Dn,1$  and Dn,3 are on.  $L1, L2... L_{n-1}$  and  $L_n$  are connected in parallel, inductors  $L_1, L_2... L_{n-1}$  and  $L_n$  store energy is obtained.

 $V_1 = V_2 = \dots = V_{n-1} = V_n = V_{dc}$ Applying the volt-second balance principle to each inductor,  $B = \frac{1+(n-1)D}{2}$ 

$$I_{L} = I_{1} = I_{2} = \dots = I_{n-1} = I_{n} = \frac{D(nL+L_{l})+L(1-D)}{R_{l}L(1-D)}V_{dc}$$

$$I_{l} = \frac{1+(n-1)D}{R_{l}}V_{dc}$$

When the load is resistive, is concluded, as follows.



(b) Fig.5. Operating states: (a) nonshoot-through and (b) shoot-through state.

In view of boost factor, the boost factor of L-ZSI is [1+(n-1)D]/(1-D). When n=2, the boost factor of L-ZSI is (1+D)/(1-D) which is different from that of SL-ZSI. When n=1, the boost factor of L-ZSI is 1/(1-D) which is different from that of classical ZSI, and the boost voltage feature of L-ZSI is just like that of traditional boost converter at this time. The boost factor of L-ZSI is increased with the increasing number of inductors, and the number of inductors is not limited. The range of D is [0, 1). The boost factor of the voltage-type SL Z- Source Inverter proposed in [13] is (1+nD)/ [1-(n+2)D]. When n=1, the boost factor of the voltage-type SL Z- Source Inverter is (1+D)/(1-3D) which is the same as that of SL-ZSI, and the topology is also the same as that of SL-ZSI at this time. When n=0, the boost factor of the voltage-type SL Z- Source Inverter is 1/(1-2D) which is the same as that of classical ZSI, and the topology is also the same as that of classical ZSI at this time. In the voltage-type SL Z- Source Inverter, the number of inductors and the range of D are limited by 1-(n+2)D>0, namely, n <1/D-2 and D<0.5. Through the above analysis, there is no resemblance between the proposed L-ZSI and the voltage-type SL Z-Source Inverter both in principle and operation.

### References

[1] N, V; Kazimierczuk, M. K.; , "Small-Signal Modeling of Open-Loop PWM Z-Source Converter by Circuit-

Volume 4 Issue 11, November 2015 <u>www.ijsr.net</u> Licensed Under Creative Commons Attribution CC BY Averaging Technique," Power Electronics, IEEE Transactions on, vol.28, no.3, pp.1286-1296, March 2013.

- [2] Effah, F.B.; Wheeler, P.; Clare, J.; Watson, A.; , "Space-Vector-Modulated Three-Level Inverters With a Single Z-Source Network," Power Electronics, IEEE Transactions on, vol.28, no.6, pp. 2806-2815, June 2013.
- [3] Guo, F.; Fu, L.; Lin, C.-H.; Li, C.; Choi, W.; Wang, J.; , "Development of an 85-kW Bidirectional Quasi-Z-Source Inverter With DC-Link Feed-Forward Compensation for Electric Vehicle Applications," Power Electronics, IEEE Transactions on, vol.28, no.12, pp. 5477-5488, Dec. 2013.
- [4] Park, K.; Lee, K.-B.; Blaabjerg, F.; , "Improving Output Performance of a Z-Source Sparse Matrix Converter Under Unbalanced Input-Voltage Conditions," Power Electronics, IEEE Transactions on, vol.27, no.4, pp.2043-2054, April 2012.
- [5] Liu, X.; Loh, P. C.; Wang, P.; Han, X.; , "Improved Modulation Schemes for Indirect Z-source Matrix Converter With Sinusoidal Input and Output Waveforms," Power Electronics, IEEE Transactions on, vol.27, no.9, pp.4039-4050, Sept. 2012.
- [6] Ellabban, O.; Van Mierlo, J.; Lataire, P.; , "A DSP-Based Dual-Loop Peak DC-link Voltage Control Strategy of the Z-Source Inverter," Power Electronics, IEEE Transactions on, vol.27, no.9, pp.4088-4097, Sept. 2012.
- [7] Yan Zhou; Liming Liu; Hui Li; , "A High-Performance Photovoltaic Module-Integrated Converter (MIC) Based on Cascaded Quasi-Z-Source Inverters (qZSI) Using eGaN FETs," Power Electronics, IEEE Transactions on, vol.28, no.6, pp. 2727-2738, June 2013.
- [8] Poh Chiang Loh; Feng Gao; Pee-Chin Tan; Blaabjerg, F.; , "Three-level ac-dc-ac Z-source converter using reduced passive component count," IEEE Trans. Power Electron., vol. 24, no. 7, pp. 1671-1681, Jul. 2009.
- [9] Yu Tang; Shaojun Xie; Chaohua Zhang; Zegang Xu; , "Improved Z-source inverter with reduced capacitor voltage stress and soft-start capability," IEEE Trans. Power Electron., vol. 24, no. 2, pp. 409-415, Feb. 2009.
- [10] F. Z. Peng; , "Z-source inverter," IEEE Trans. Ind. Appl., vol. 39, no. 2, pp. 504-510, Apr. 2003.
- [11] Gajanayake, C.J.; Fang Lin Luo; Hoay Beng Gooi; Ping Lam So; Lip Kian Siow; , "Extended boost Z-source inverters," IEEE Trans. Power Electron., vol. 25, no. 10, pp. 2642-2652, Oct. 2010.
- [12] Miao Zhu; Kun Yu; Fang Lin Luo; , "Switched Inductor Z-Source Inverter," Power Electronics, IEEE Transactions on, vol.25, no.8, pp. 2150- 2158, Aug. 2010.
- [13] Li, D.; Loh, P. C.; Zhu, M.; Gao, F.; Blaabjerg, F.; , "Generalized Multicell Switched-Inductor and Switched-Capacitor Z-Source Inverters," Power Electronics, IEEE Transactions on, vol.28, no.2, pp.837-848, Feb. 2013.

### **Author Profile**



**Dubasi Nirosha** received the B.Tech degree in Electrical and Electronics Engineering from V. R. Siddhartha Engineering College Vijayawada, during 2010-2013. She is doing her M.Tech degree in Aditya

Engineering College during 2013-2015.