

9. Conclusion

In this paper we approach Parallel prefix Subtractor using prefix algorithm. Proposed design based on modified 2's compliment method whereas area reduced by approx 12% and delay reduced by 13%. BIST architecture also introduced for on chip verification using LFSR technique. In future this work can be extend to multiplication part for modulo arithmetic operation.

References

- [1] Skalansky Conditional sum additions logic, IRE Transactions, Electronic Computers, vol. EC – 9, pp, 226 -231, June 1960
- [2] Kogge P and Stone H. A parallel algorithm for the efficient solution of a general class Recurrence relations, IEEE Trans. Computers, Vol.C-22, No.8, pp 786-793, Aug.1973
- [3] Brent R and Kung H. A regular layout for parallel adders. IEEE Trans, computers, Vol.C-31, No.3, pp 260-264, March1982
- [4] Koren Computer arithmetic algorithms, A K Peters, Ltd. 2002
- [5] 5 R. P. Brent and H. T. Kung A regular layout for parallel adders, IEEE Trans. Computers, Vol. 31, No.3, pp. 260–264, March 1982. Srinivasasamanoj. R et al., International Journal of Wireless Communications and Network Technologies, 1(1), August-September 2012, 4 - 99@ 2012, IJWCNT All Rights Reserved
- [6] P. M. Kogge and H. S. Stone, A parallel algorithm for the efficient solution of a general class of recurrence equations, IEEE Trans. Computers, **Vol. 22, No. 8 pp. 786–793, August 1973**
- [7] J. Sklansky Conditional sum addition logic, IRE Trans. Electron. Compute, Vol. 9, No. 6, pp. 226–231, 1960
- [8] J. Liu, S. Zhou, H. Zhu, and C.-K. Cheng. An algorithmic approach for generic parallel adders, in ICCAD, November 2003, pp. 734–730
- [9] R. Zimmermann. Non-heuristic optimization and synthesis of parallel-prefix adders, International Workshop on Logic and Architecture Synthesis, December 1996, pp. 123–132
- [10] T. Matsunaga and Y. Matsunaga. Timing-constrained area minimization algorithm for parallel prefix adders, IEICE Transactions on Fundamentals, Vol. E90-A, No. 12, pp. 2770–2777, December 2007
- [11] T. Matsunaga, S. Kimura, and Y. Matsunaga.
- [12] Power-conscious syntheses of parallel prefix adders under bitwise timing constraints, Proc. the Workshop on Synthesis And System Integration of Mixed Information technologies(SASIMI), Sapporo, Japan, October 2007, pp. 7–14
- [13] R. Bryant. Graph-based algorithms for Boolean function manipulation, IEEE Trans. Computers, Vol. 35, No. 8, pp. 677–691, August 1986.
- [14] M. Pedram. Power minimization in ic design:
- [15] Principles and applications, ACM Trans. on Design Automation of Electronic Systems, Vol. 1, No. 1, pp. 3–5, January 1996.