

Figure 5.10: Layout of Tree Multiplier and its post layout waveform

#### 4. Power & Delay Analysis

Table II shows the comparison results for Tree Multiplier using different logic styles at 90 nm technology and supply voltage of 2.5v. The table shows the average power consumed, the propagation delay and overall PDP of Tree Multiplier in different logic styles. The results are obtained with load capacitance of 100fF. The maximum power is consumed by CPL Tree Multiplier and minimum power is consumed by CMOS Tree Multiplier. Whereas minimum delay is obtained for DPL Tree Multiplier and maximum delay for CPL Tree Multiplier.

Table 2: 1-bit Comparison of Tree Multiplier using different circuit techniques

Logic Style	Power Consumed(in $\mu\text{w}$ )	Propagation Delay(in ps)	PDP ( $\times 10^{-15}$ watt sec)	Transistor Count
CMOS	109.137	596.0548	65.051	432
CPL	202.813	623.7514	126.504	464
DPL	149.880	541.6173	81.177	608

#### 5. Conclusion & Future Scope

The overall performance of the Tree Multiplier is compared on the basis of average power consumed , propagation delay, PDP and number of transistors using CMOS logic, CPL logic and DPL logic . Tree Multiplier uses AND gates and Full Adders as its subcomponents. For Tree Multiplier, the DPL logic uses maximum number of transistors and CMOS uses minimum number of transistors. The minimum power is consumed by CMOS logic and minimum propagation delay is found out for DPL logic. CMOS logic has the minimum PDP value. As it can be concluded from above discussion that minimum delay is exhibited by DPL logic but with maximum number of transistor count. The CMOS logic provides the best PDP for Tree Multiplier with minimum power consumption. As Tree multiplier is a fast multiplier used for large operands, high order tree multiplier can be implemented using other methods for different performance parameters and also layouts of Tree Multiplier architectures for CPL and DPL logic can be designed.




Figure 14: comparison of the Tree multiplier using different logic styles

#### References

- [1] Low power, low voltage VLSI subsystems, Kiat-Seng Yeo, Kaushik Roy
- [2] CMOS VLSI design, a circuits and system perspective, 3<sup>rd</sup> edition, Neil H.E Weste, David Harris, Ayan Banerjee
- [3] Digital Integrated Circuits, 2<sup>nd</sup> edition, Jan M. Rabaey, Anantha Chandrakasan, Borivoje Nikolic
- [4] CMOS digital integrated circuits Analysis and design, Sung-Mo-Kang, Yusuf Leblebici
- [5] A. Chatzigeorgiou and S. Nikolaidis, "Modelling the operation of pass transistor and CPL gates", INT. J. ELECTRONICS, 2001, VOL. 88, NO. 9, 977- 1000
- [6] Saradindu Panda, A. Banerjee B. Maji, Dr. A.K. Mukhopadhyay, "Power and Delay Comparison in between Different types of Full Adder Circuits", International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering Vol. 1, Issue 3, September 2012
- [7] Santanu Maity, Bishnu Prasad De and Aditya kumar Singh, "Design and Implementation of low power high performance carry skip adder", International Journal

of Engineering and Advanced technology ,Volume  
1, Issue 4, April 2012

- [8] Kazuo Yano, Toshiaki Yananaka, Takashi Nishida, Masayoshi Saitoh, Katsuhiro Sinohigasi and Akiharo Shimizu, "A 3.8ns CMOS 16X16 multiplier using CPL logic", IEEE 1989 custom integrated circuits conference
- [9] Addanki Purna Ramesh , "Implementation of Dadda and Array Multiplier Architectures Using Tanner Tool" International Journal of Computer Science & Engineering Technology ISSN : 2229-3345 Vol. 2 No. 2
- [10] B. Sathiyabama ,S. Malarkkan, " Analysis and Comparison Dynamic Power Consumption of 8-Bit Multipliers for Low Power Application", International Journal of Computer Applications (0975 – 8887) Volume 46– No.16, May 2012
- [11] Pascal C. H. Meier, Rob A. Rutenbar and L. Richard Carley , " Exploring Multiplier Architecture and Layout for Low Power", Department of Electrical and Computer Engineering Carnegie Mellon University, Pittsburgh, PA 15213
- [12] Tanner EDA Inc. 1988, User's Manual, 2005

