

with VHDL coding. The experimental analysis is required for the implementation of technique. There are the VHDL coding used with the Xilinx-13.1 and simulation done with the ISIM simulator.

Synthesis code first written for a Full adder circuit without using VID concept. After synthesize the code simulation done and timing report generated which provides the gate delays in the circuit and also defines the design specification for circuit. The RTL schematic and synthesis report of the circuit without using VID technique given as:




Figure 1: RTL schematic of Full Adder circuit




Figure 2: Timing Report of Full Adder

Then again improved the code with VID technique and compare the timing results of both. The power optimization is a main component in low power design with CMOS devices which achieved with the VID technique.




Figure 3: RTL schematic of Full Adder circuit with VID concept




Figure 4: Timing Report of Full Adder using VID concept




Figure 5: Simulation results of Full Adder circuit

RTL schematic and timing report of both conditions given by figures. After compare the timing report of both conditions we get optimized Full adder circuit with 50% of power.

5. Conclusion

This paper considered the VID technique for reduction of dynamic power in CMOS logic circuits. There is Full adder circuit implemented using VID technique which gives better result. 50% of power optimized in the circuit. This technique used buffer insertion at critical path delays which reduced the delay of these paths. With this technique the area

increased due to buffer insertion so technique can be modified with area improvement.

6. Acknowledgment

I would like to express by deep gratitude and thanks to Dr. Mahesh Bunde, Coordinator and Research, in Poornima University and my Guide Mr. Sanjay Sharma, for giving me an opportunity to work under his guidance.

References

- [1] F. Hu and V. D. Agrawal, "Input-specific dynamic power optimization for VLSI circuits," in *Proc. Int. Symp. Low Power Electron. Des. (ISLPED)*, Oct. 2006, pp. 232–237.
- [2] Y. Lu, "Power and performance optimization of static CMOS circuits with process variation," Ph.D. dissertation, Dept. ECE, Auburn Univ., Auburn, AL., 2007.
- [3] Y. Lu and V. D. Agrawal, "Leakage and dynamic glitch power minimization using integer linear programming for α assignment and path balancing," in *Proc. 15th Int. Workshop Power Timing Model., Opt. Simulation (PATMOS)*, Sep. 2005, pp. 217–226.
- [4] Y. Lu and V. D. Agrawal, "CMOS leakage and glitch minimization for Power-performance tradeoff," *J. Low Power Electron.*, vol. 2, no. 3, pp. 378–387, Dec. 2006.
- [5] Y. Lu and V. D. Agrawal, "Total power minimization in glitch-free CMOS circuits considering process variation," in *Proc. 21st Int. Conf. VLSI Des.*, Jan. 2008, pp. 531–536.
- [6] T. Raja, "Minimum dynamic power CMOS design with variable input delay logic," Ph.D. dissertation, Dept. ECE, Rutgers Univ., Piscataway, NJ, 2004.
- [7] T. Raja, V. D. Agrawal, and M. L. Bushnell, "Minimum dynamic power CMOS circuit design by a reduced constraint set linear program," in *Proc. 16th Int. Conf. VLSI Des.*, Jan. 2003, pp. 527–532.
- [8] T. Raja, V. D. Agrawal, and M. L. Bushnell, "CMOS circuit design for minimum dynamic power and highest speed," in *Proc. 17th Int. Conf. VLSI Des.*, Jan. 2004, pp. 1035–1040.
- [9] T. Raja, V. D. Agrawal, and M. L. Bushnell, "Variable input delay CMOS logic design for low dynamic power circuits," in *Proc. 15th Int. Workshop Power Tim. Model, Opt. Simulation (PATMOS)*, Sep. 2005, pp. 436–445.
- [10] T. Raja, V. D. Agrawal, and M. L. Bushnell, "Variable input delay CMOS logic for low power design," in *Proc. 18th Int. Conf. VLSI Des.*, Jan. 2005, pp. 596–604.