Efficient design for VLSI Architecture using OFDM

Lalit Mishra¹, Chandrakant Mishra², Sweta Singh³

M Tech (VLSI)

Abstract: Orthogonal Frequency Division Multiplexing (OFDM) is a system where data bits are transfer with multiple carriers and coded into a multiple sub carrier at transmission stage. Fast Fourier Transform (FFT) is widely used for operations in the field of digital technology. Some of the applications of the fast Fourier transform are as Signal analysis, Data compression, Image filtering, error free communication etc. Fast Fourier transform (FFT) is effectively use in the discrete Fourier transform (DFT). This paper is presented the design of an OFDM Transmitter including inverse fast Fourier transform (IFFT), mapping (modulator), serial to parallel and parallel to serial converter by using VHSIC Hardware description language (VHDL). The timing simulation and synthesized results are performed and analyzed by using Xilinx ISE Project Navigator: 6.2i.

Keywords: FPGA, OFDM, QAM, FFT, IFFT, DFT, VHDL, Communication, Power

1. Introduction

OFDM is a digital modulation technique where multiple carrier transmission, occur into a single data stream and is transmitted with low data rate. It is widely accepted for several communication purpose like Wi-Fi, Bluetooth, GPRS, Radio transmission[1], data transfer in encrypted mode for DVB-S ,DVB-T , DVB-C, Android applications. The sub carrier-index modulation (SIM) orthogonal frequency division multiplexing (OFDM) is a recent technology that consumes less power and efficient use of bandwidth[3]. It is based on-off keying modulation to map part of the input data into the smaller part of the present sub carriers. The three basic elements in a communication system are Transmitter, Channel and Receiver. The source of information is the messages that are to be transmitted to the other end in the receiver. A transmitter can consist of source encoder, channel coder and modulation. Source encoder provides an efficient representation of the information through which the resources are conserved. A channel coder may include error detection and correction code. A modulation process then converts the base band signal into band pass signal before transmission.

2. Working

It is a combination of modulation and multiplexing signal itself is first split into independent channels, modulated by data and then re-multiplexed to form the OFDM carrier. OFDM is an advanced form of Frequency Division Multiplex (FDM). To implement the OFDM transmission scheme, the message signal must first be digitally modulated. The carrier is then split into lower-frequency sub-carriers that are orthogonal to one another. This is achieved by making use of a series of digital signal processing operations. The message signal is first modulated using a scheme such as BPSK, QPSK or some form of QAM (16QAM or 64QAM for example). In BPSK, each data symbol modulates the phase of a higher frequency carrier. The time domain representation of 8 symbols (01011101) modulated within a carrier using BPSK. In the frequency domain, the effect of the phase shifts in the carrier is to expand the bandwidth occupied by the BPSK signal to a sinc function. The zeros (or "nulls") of the sinc frequency occur at intervals of the symbol frequency.

DFT – In DFT the computation for N-point of the DFT will calculate one by one for each point. X (k) represent the DFT frequency output at the *k*-the spectral point where *k* ranges from 0 to *N-1*. The quantity *N* represents the number of sample points in the DFT data frame. The quantity x (n) represents the *n*th time sample, where *n* also ranges from 0 to *N-1*. In general equation, x (n) can be real or complex.

$$X(k) = \sum_{n=0}^{N-1} x(n) W_N^{nk}$$

IFFT -Inverse fast Fourier transform (IFFT) is used to generate OFDM symbols. The data bits is represent as the frequency domain and since IFFT convert signal from frequency domain to time domain, it is used in transmitter to handle the process.

$$x(n) = \frac{1}{N} \sum_{n=0}^{N-1} X(k) W_N^{-nk}$$

×(0)
×(4)
×(4)
×(2)
×(6)
×(5)
×(7)
×(7)
×(7)
×(n)
×(k)
×(

Figure 1: IFFT#

Sub carrier indexes are modulated using the On-Off keying (OOK) modulation; the carriers are modulated using standard digital modulation such as Binary Phase Shift Keying (BPSK) and M- Quadrature Amplitude Modulation (QAM) where M is in {4, 16, 64...}.Transmitted is divide into two part Book for sub carrier indexes and BQAM for carriers. The minimum number of bits of Book, corresponding to the majority bit value isN/2. In order to reduce the complexity of the transceiver, it is important to be able to send all data in BQAM.

 $N * log2(M) -N \le (N/2) * log2(M)$ Where log2(M) <= 2, M <= 4

International Journal of Science and Research (IJSR) ISSN (Online): 2319-7064 Impact Factor (2012): 3.358

Implementation-VHDL is very adaptive, owing to its architecture, allowing designers, electronic design automation companies and the semiconductor industry to experiment with new language concepts to ensure good design tolls and data interoperability. The proposes design is implement the OFDM Sub block and finally interconnect all of them together to form complete OFDM circuit. The simulation results in Xilinx ISE Project Navigator: 6.2i

3. OFDM Transmitter Blocks

First block is the mapping block, it is the combination of (n) D flip-flop arrange in cascading form. It is first in first out approach. In proposed design n = 8, D Flip-flops for each D flip-flop input having each word (1 word =8 bit). In figure 2 and figure 3 have shown the resistor transistor logic (RTL)

using 8-bit delay flip flop and 8-bit delay flip flop respectively.



Figure 2: Resistor transistor logic (RTL) using 8-bit delay flip flop



Figure 3: Output waveform of 8-bit delay flip flop#

4. Serial Input Parallel Output

Second block is the serial to parallel converter block and it is also the combination of (n)

D flip-flop arrange in cascading form: Test bench waveform of serial input parallel output in proposed design n = 8, D Flip-flops for each D flip-flop input having each word (1 word=8 bit).Figure 4 shows the parallel in serial out proposed design test bench waveform



Figure 4: Output waveform of Serial Input Parallel output#

5. Final Stage

In final stage scaling is done by dividing 8 or by multiplying 0.128 with each output of stage-5. Figure 5 shows the logic

diagram of stage-6, shown the resistor transistor logic (RTL) and its test bench waveform. Stage - 6 is the summation of all stages result it is the main IFFT block

6	2 🖃		8 '	ີ ບໍ	d	16	10	2	Ð	୍ର୍															
Т	'ime (ns)	1	0		100		200		300		400		500		600		700		800		900		1000		1100
Пp	0[7:0]		000	00000	000	00001	000	0010	0000	0011	00000	0100	0000	0101	0000	0110	0000	0111							
Iр	0i[7:0]		111	11111	(111	11110	111	11101	1111	11100	(1111)	1 <u>011</u>	1111	11010	1111	1001)	1111	1000							
Пp	1[7:0]		000	00000	000	00001	000	0010	0000	0011	00000	0100	0000	0101	0000	0110	0000	0111	0000	1000	0000	1001			
Iр	14[7:0]		000	00000	000	00001	0000	0010	0000	0011	00000	0100	0000	0101	0000	0110	0000	0111							
Р	2[7:0]		000	00000	000	00001	000	0010	0000	00011)	00000	0100	0000	0101	0000	0110	0000	0111							
P	2i[7:0]		000	<u>00000</u>	000	00001	000	0010	0000	0011	00000	0100	0000	0101	0000	0110	0000	0111							
P	3[7:0]		000	00000	(000	00001	<u>0000</u>	0010	0000	00011	00000	0100 ⁸	0000	0101	0000	0110	0000	<u>0111</u> X	0000	1000	0000	1001			
P	3i[7:0]		000	00000	000	00001	000	0010	0000	00011)	00000	0100	0000	0101)	0000	0110	0000	0111							
P	4[7:0]		000	00000	000	00001	000	0010	0000	00011)	<u>(00000</u>	0100	0000	0101	0000	0110	0000	<u>0111</u> X	0000	1000	0000	1001	0000	1010	
Р	4i[7:0]		000	00000	000	00001	0000	0010	0000	0011	00000	0100	0000	0101	0000	0110	0000	0111							
P	5[7:0]		000	00000	000	00001	000	0010	0000	0011	00000	0100	0000	0101	0000	0110	0000	0111							
Р	5i[7:0]		111	11111	(111	11110	1111	11101	1111	11100	(1111)	<u>1011</u>	1111	11010	1111	1001	(1111	1000							
P	6[7:0]		111	11110	111	11110	1111	1101	1111	1100	11111	1011	1111	1010	1111	1001)	1111	1000							
Р	6i[7:0]		000	00000	<u>1000</u>	00001	1 <u>000</u>	0010	0000	0011	<u>100000</u>	0100	0000	0101	0000	0110	0000	0111							
Р	7[7:0]		000	00000	000	00001	0000	0010	0000	00011	00000	0100	0000	0101	0000	0110	0000	0111							
Р	7i[7:0]		111	11111	111	11110	1111	1101	1111	1100	11111	1011	1111	1010	1111	1001	1111	1000							
Р	p0[7:0]			X <u>0000</u>	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000
Р	p0i[7:0]			X 0000	pood	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000
Р	p1[7:0]	\sim		X <u>0000</u>	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000
Р	p14[7:0]		<u> </u>	X <u>0000</u>	00000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000
Р	p2[7:0]			X 0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000
Р	p24[7:0]	_		X 0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000
Р	p3[7:0]	<u> </u>	<u> </u>	X <u>0000</u>	poor	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000
Р	p31[7:0]	_		A 0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000
P	p4[7:0]			<u>0000</u>	00000	0000	0000	0000	0000	0000	00000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000
Р	p41[7:0]			<u>, 0000</u>	0000	0000	p 000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000
P	p5[7:0]			0000	20000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000
Р	p51[7:0]			<u>0000</u>	poor	0000	p000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000
P	p0[7:0]			A <u>0000</u>	00000	0000	00000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000

Figure 5: Test bench waveform of stage-6 of IFFT

6. Synthesized Results

Implementing the all the stage up to six stages has been captured by VHDL and the functionality is verified by RTL and gate level simulation. To estimate the timing, area and power information for ASIC design, we have used Synopsis Design Compiler to synthesize the design into gate level. Synthesized Results for stage up to six levels in IFFT.

	Number	Number of	Number of 4	Required time
	of slice	Slice Flip	input LUTs	after clock
		Flops		(nsec)
Stage-I	116	203	256	10.752
Stage-II	101	177	256	13.991
Stage-III	195	342	256	19.382
Stage-IV	217	381	247	21.940
Stage-V	289	506	247	27.825
Stage-VI	312	618	259	30.961

7. Future Work

OFDM transmitter was successfully developed using VHDL software. Since IFFT is based on mathematical operation, MATLAB is the best platform to compare the computation result. The comparison result shows that IFFT module is working correctly as the MATLAB computation. Thus, based on the test result, it was concluded that IFFT module was mainly used in transmitter part as processing module. Thus, this module can be used as part of the OFDM system. The design can be further made to an improvement base on the suggestion.

Reference

- [1] Michael Mefenza and Christophe Bobda, IEEE 27th International Symposium on Parallel & Distributed Processing Workshops and PhD, http://en.wikipedia.org/wiki/Hardware description language 2013
- [2] María José Canet, Javier Valls, Vicenç Almenar, José Marín-Roig,"FPGA implementation of an OFDM-based WLAN receiver" Microprocessors and Microsystems 36 (2012) 232-244..
- [3] M.A. Mohamed1, A.S. Samarah1, M.I. Fath Allah2,"Implementation of the OFDM Physical Layer Using

FPGA" IJCSI International Journal of Computer Science Issues, Vol. 9, Issue 2, No 2, March 2012 ISSN (Online): 1694-0814.

- M.A. Mohamed, A.S. Samarah and M.I. Fath Allah, "A Novel implementation of OFDM using FPGA," in IJCSNS International Journal ofComputer Science and Network Security, VOL.11 No.11, Nov. 2011.
- [5] Mohamed S. Khairy, Mohamed M. Abdallah, S. E.-D. Habib,"Efficient FPGA Implementation of MIMO Decoder for MobileWiMAX System", IEEE ICC 2009.
- [6] R. Abualhiga and H. Haas, "Subcarrier-Index Modulation OFDM," in Proc. of the International Symposium on Personal, Indoor and Mobile Radio Communications (PIMRC), Tokyo, Japan, Sep. 13-16, 2009
- [7] N.V Irukrulapati, V.K Chakka and A. Jain "SLM based PAPR reduction of OFDM signal using new phase sequence", electronic letters, vol45 No24, 2009
- [8] K. C. Chang and Gerald E. Sobelman "FPGA Based Design of a Pulsed-OFDM system," IEEE APCCAS ,2006, pp. 1128-1131
- [9] V.Vijayarangam, R.Kalidoss, Dr. (Mrs) R.Sukanesh "LCM for PAPR Reduction in OFDM systems", ICWMMN Proceedings, 2006.
- [10] Xiaowen Gu, Seungmin Baek, Suwon Park, "PAPR Reduction of OFDM Signal Using an Efficient SLM Technique, 2007, LTE Solution Department, Shanghai Huawei Technologies Co., Ltd, Shanghai, China
- [11] Dae-Woon Lim, Jong-Seon No "A New SLM OFDM Scheme With Low Complexity for PAPR Reduction" 2005, IEEE Signal Processing Letters, Vol. 12, No 2.
- [12] L. de Souza, P. Ryan, J. Crawford, K. Wong, G. Zyner and T.McDermott, "Rapid Prototyping of 802.11 wireless modems", Solid-State Circuits Conference, ISSCC, pp: 339-495, Feb.2001
- [13] R. van Nee and A. deWild, "Reducing the peak to average power ratio of OFDM," in Proceedings of the 48th IEEE Semiannual Vehicular Technology Conference, May 1998, vol. 3, pp. 2072-2076.
- [14] Hardware Description Language URL:
- [15] Very High Speed Integrated Circuit Hardware Description Language URL: http://electrosofts.com/vhdl/