

2.2 Sign Bit Generator

If one of the input operands is zero, the entire operation of the configurable multiplier can be shut down to obtain more power savings by preventing input registers from loading new data and directly resetting the output registers to zero

thereby increasing the speed of operation. Therefore, we develop an SBG as shown in Figure 4 to generate an SB, LZ and HZ and shut down the entire multiplier when one of the input operands is zero (clock gating technique [12]).




Figure 3: Sign Bit Generator

2.3 Radix 4 Booth Encoding

Radix 2 booth algorithm does not work well when the multiplier has isolated ones. In such case the recorded multiplier has more number one's when compared to the actual multiplier. So we group 3 bits for finding the recorded multiplier which will help to overcome the above said disadvantage. To multiply A by X, the Radix 4 Booth algorithm starts from grouping X by three bits and encoding into one of {-2, -1, 0, 1, 2}.

Table 1: Truth Table of Booth Encoding Scheme (Radix 4)

X(i)	X(i-1)	X(i-2)	y
0	0	0	+0
0	0	1	+y
0	1	0	+y
0	1	1	+2y
1	0	0	-2y
1	0	1	-y
1	1	0	-y
1	1	1	+0

Table I Radix4 Modified Booth algorithm scheme for odd values of i

Table I shows the rules to generate the encoded signals by Radix 4 BE scheme. Then with these new multipliers multiplication is done by means of shifting and adding the multiplicand. For negative values 2's compliment is obtained.

2.4 Truncation and Error Compensation Circuit

For fixed-width multiplication operation the least significant bits of the n-bit output product can be disabled to further reduce power consumption and reducing number of adders there by increasing the speed of operation. To incorporate into the proposed multiplier, the partial products of each 8-b Booth multiplication are divided into Higher part (HP), Middle part (MP), and Lower Part (LP), as shown in Figure 5(a). When truncation is performed, the partial products in LP are forced to zero. The partial products in MP are used as inputs to generate approximate carries as shown in Figure 5(b) which are added along with the carry inputs of the adder cells in HP to reduce the truncation error.

2.5 16-Bit Multiplication Matrix

The total Multiplication expression is divided in to four sub expressions by using Divide and Conquer method then the expression is modified as AHBH, ALBH, AHBL and ALBL as shown in Figure 6. Where AH means A [15:8] and AL means A [7:0] and similarly for operand B. Four independent partial-product arrays are produced by using Radix-4 Booth Encoding approach.






Figure 4: Multiplication matrixes for 16-b multiplication

2.6 Compressor and Adder

These partial products can be effectively reduced using Dadda tree compression techniques. In the compression algorithm each and every partial product is combined in groups of three and compressed in groups of 2 using full adder which is the 3:2 compressor. This process will be continued until all the partial products along with their carries are compressed. Thus the number of stages and the delay in those stages are reduced effectively using Dadda tree compression technique.

3. Experimental Results

Radix4 booth encoding for n=8 and n=16 and the proposed CBM for n=16 are designed in verilog HDL and their simulation are tabulated below and their simulation results were verified. These multipliers were synthesized by using Xilinx ISE 9.2i (and also Synopsys) design compiler with TSMC 90nm CMOS standard cell technology library.



4. Conclusion

The experimental results have shown that the proposed multiplier outperforms the conventional multiplier both Radix 2 Booth multiplier and Radix 4 Booth multiplier in terms of power and speed of operation with enough accuracy at the expense of extra area.

5. Acknowledgements

I am grateful to the principal of Bharat Institute of technology and science for women M. Chennakeshav Reddy, Director Ch. Venugopal Reddy, HOD P. Rajani Kumari and my guide Ms. P. Sandhya Rani for providing excellent environment to work with ample facilities and academic freedom.

References

- [1] J. Choi, J. Jeon, and K. Choi, "Power minimization of function units by partially guarded computation," in Proc. Int. Symp. Low Power Electron. Des, Jul. 2000, pp. 131-136.
- [2] Fayed A and M. A. Bayoumi, "A novel architecture for low-power design of parallel multipliers," in Proc. IEEE Comput. Soc. Annu Workshop VLSI, Apr. 2001, pp. 149-154.
- [3] N. Honarmand and A. A. Kusha, "Low power minimization combinational multipliers using data-

- driven signal gating,” in Proc. IEEE Int. Conf. Asia-Pacific Circuits Syst., Dec. 2006, pp. 1430–1433.
- [4] K.-H. Chen and Y.-S. Chu, “A spurious-power suppression technique for multimedia/DSP applications,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 56, no. 1, pp. 132–143, Jan. 2009.
- [5] T. Yamanaka and V. G. Moshnyaga, “Reducing energy of digital multiplier by adjusting voltage supply to multiplicand variation,” in Proc. 46th IEEE Midwest Symp. Circuits Syst., Dec. 2003, pp. 1423–1426.
- [6] N.-Y. Shen and O. T.-C. Chen, “Low-power multipliers by minimizing switching activities of partial products,” in Proc. IEEE Int. Symp. Circuits Syst., May 2002, vol. 4, pp. 93–96.
- [7] M. J. Schulte and E. E. Swartzlander Jr., “Truncated multiplication with correction constant,” in Proc. Workshop VLSI Signal Process., Oct.1993, pp. 388–396.
- [8] S. J. Jou, M. H. Tsai, and Y. L. Tsao, “Low-error reduced-width Booth multipliers for DSP applications,” IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., vol. 50, no. 11, pp. 1470–1474, Nov.2003.
- [9] K. J. Cho, K. C. Lee, J. G. Chung, and K. K. Parhi, “Design of lowerror fixed-width modified booth multiplier,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 12, no. 5, pp. 522–531, May2004.
- [10] T.-B. Juang and S.-F. Hsiao, “Low-power carry-free fixed-width multipliers with low-cost compensation circuit,” IEEE Trans.Circuits Syst.II, Analog Digit. Signal Process. vol. 52, no. 6, pp. 299–303, Jun. 2005.
- [11] Shiann-Rong Kuang and Jiun-Ping Wang “Design of power efficient configurable booth multiplier” IEEE Trans. Circuits Syst. I Regular Papers vol. 57, no.3, pp. 568-580, March 2010.
- [12] T. Kitahara, F. Minami, T. Ueda, K. Usami, S. Nishio, M. Murakata, and T. Mitsuhashi, “A clock -gating method for lowpower LSI design,” in Proc. Int. Symp. Low Power Electron. Des, Feb. 1998, pp. 07–312.

Author Profile



S. Swathi She has got B.tech degree from Sreekavitha Engineering College, Karepally, Khammam, pursuing M.Tech from Bharath Institute of Technology and Science for Women, Hyderabad, India



Ms. P. Sandhya Rani, Assistant Professor, in ECE department, She has got her M. Tech (VLSI System Design) JNTUH University, In 2012, She is working as a Assistant Professor in Bharat Institute of Technology and Science for Women, Hyderabad, India