New Design for Obtain Fault Tolerant Logic Gate Using Quantum-Dot Cellular Automata

Punam Prabhakar Bhalerao¹, Sameena Zafar²

¹Department of Electronics Engineering, Patel Institute of Engineering and Science, Bhopal, 462044, India
²H.O.D Department of Electronic Communication Engineering Patel College of Science and Technology, Bhopal 462044, India

Abstract: In recent year Quantum-dot Cellular Automata (QCA) technology is very popular for design low power digital circuits. It is one of the best nanotechnologies to use in low power application and high speed devices such as super computer. In this paper, we propose design of completely testable sequential circuits based on conservative logic gates using fault tolerance model. The proposed fault tolerance model consist two test vector 0’s and 1’s. Any sequential circuit can be tested for classical unidirectional stuck-at faults 0’s and stuck at fault 1’s using only two test vectors. It also provides the design sequential circuits which are completely tested and reversible in nature. We are also presenting a non reversible conservative logic gate called multiplexer conservative QCA gate (MX-cqca) which provide the output similar to 2:1 mux. we have proposed design of D-latch, master slave flip-flop, DET flip-flop and MX-cqca gate which are better than the existing fredking gate design in terms of no of gate, delay time and power consumption

Keywords: Reversible logic, Cellular automata, conservative logic, Fredkin gate, Mx-cqca Gate

1. Introduction

QCA technology is one of the best Nanotechnology in which it is used to implement reversible logic gate. Conservative logic is reversible or may be irreversible in nature which reflects the property that there is equal number of one’s in the inputs as well as in the outputs [1]. This property called as one to one mapping between input and output, if this property is not be maintained then it’s call irreversible in nature. This is most effective technique for reduced power dissipation in circuit. In this paper we implemented conservative logic gate using QCA nanotechnology because of that we provide introduction about QCA computing. .The construction of QCA cell is square pattern in each corner of square four quantum dots arranged. These quantum dots cells are excitons with two electrons can occupy by tunneling to them

![](https://i.imgur.com/3Q5Q5Q5.png)

Figure 1: A simplified diagram of a four-dot QCA cell

![](https://i.imgur.com/5Q5Q5Q5.png)

Figure 2: The two possible states of a four-dot QCA cell

![](https://i.imgur.com/6Q6Q6Q6.png)

Figure 3: A wire of quantum-dot cells

Figure (1) shows a simplified diagram of a quantum-dot cell. If the cell is charged with two electrons, each free to tunnel to any site in the cell, these electrons will try to occupy the furthest possible site with respect to each other due to mutual electrostatic repulsion. Therefore, two distinguishable state exist. Figure (2) shows the two possible minimum energy states of a quantum-dot cell. The state of a cell is called its polarization, denoted as P. Although arbitrarily chosen, using cell polarization P = -1 to represent logic “0” and P = +1 to represent logic “1” has become standard. Figure (3) shows such an arrangement of four quantum-dot cells. The bounding boxes in the figure do not represent physical implementation, but are shown as means to identify individual cells. If the polarization of any of the cells in the arrangement shown in figure 4 were to be changed (by a "driver cell"), the rest of the cells would immediately synchronize to the new polarization due to Columbic interactions between them. In this way, a "wire" of quantum-dot cells can be made that transmits polarization state. . Figure (4) shows a majority gate with three inputs and one output. In this structure, the electrical field effect of each input on the output is identical and additive, with the result that whichever input state ("binary 0" or "binary 1") is in the majority becomes the state of the output cell — hence the gate's name. For example, if inputs A and B exist in a “binary 0” state and input C exists in a “binary 1” state, the output will exist in a “binary 0” state since the combined electrical field effect of inputs A and B together is greater than that of input C alone

Paper ID: 0201412491

Volume 3 Issue 7, July 2014

www.ijsr.net

Licensed Under Creative Commons Attribution CC BY

Paper ID: 0201412491
This paper arrange in five sections. Section I Introduction, Section II represents the fundamentals such as Reversible Fredkin gate, and MX-cqca gate. Section III represents testable sequential circuits such as reversible gate based D-latch and reversible gate based Master-slave flip flops and DET flip flop. Section IV shows the simulation results and Section V represents the conclusion.

2. Fundaments of Conservative Logic Based Fredking gate

Conservative logic family consist various gate out of them Fredking gate is universal gate means that by using Fredking gate we solve any types of logical or arithmetical operation [2]. Fig (5) shows the block diagram of 3*3 fredking gate. Which consist of three input terminal (A, B, C) and three output terminal (P, Q, R).

![Conservative Logic Based Fredking gate](image)

Fredking gate provide three output out of them last two output is reversible (P=A, Q=A'B+AC, R=AB+A'C) truth table show output of different combination of input.

<table>
<thead>
<tr>
<th>Input</th>
<th>Output</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>B</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

2.1 Fundaments of MX-cqca Gate

Mx-cqca gate is conservative nature but is not in reversible. This new conservative logic gate is called as Multiplexer conservative logic gate [3]. Because it provide one of the output is same as 2:1 mux.

![conservative Mx-cqca Gate](image)

Mx-cqca gate consist of three input(A,B,C) and three output (P,Q,R) output p is occurred AND operation of Input A and B Output R is obtained with OR operation between B and C, and output Q obtained with Q=AB’+BC operation.

3. Design of Testable Reversible D-latch Sequential Circuit

D-latch circuit implemented by using fredking gate. But the design cannot be tested by two input vectors all 0s and all 1s because of feedback and FO problems arrive due to feedback path in test mode. In proposed work clock signal is replace with the Enable signal (E).circuit provide output according to the value of E. When the enable signal (clock) is 1, the value of the input D is reflected at the output that is \( Q^+ = D \). when \( E = 0 \) the latch maintains its previous state, that is \( Q^+ = Q \). Hence characteristics equations is represent as \( Q^+ = D, E + E, Q \) [4]. The design has operated in two modes with the help of test signal

1) Normal Mode: when \( C1C2=01 \) Design circuit perform working operation as a D-latch without introducing any FO problems.

2) Test mode I: When \( C1C2=00 \) circuit perform working operation in Test Mode I. It will make the design testable with all 0s input test vectors as output T1 will become 0 resulting testable with all 0s input vectors with Stuck at 1 fault.

3) Test mode II: When \( C1C2=11 \) circuit perform working operation in Test mode II. It will make the design testable with all 1s input test vector as output T1 will become 1 which find out stuck at 0 fault with all 1s input vector.

Truth Table of MX-cqca Gate

<table>
<thead>
<tr>
<th>Input</th>
<th>Output</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>B</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

Paper ID: 0201412491

www.ijsr.net

Licensed Under Creative Commons Attribution CC BY

Volume 3 Issue 7, July 2014

Paper ID: 0201412491

1476
(A, B, C) to \( P = A, Q = A'B + AC, R = AB + A'C \), where A, B, C are the inputs and P, Q, R are the outputs, respectively. The truth table of the Fredkin gate demonstrates that Fredkin gate is reversible and conservative in nature, that is, it has unique input and output mapping and also has the same number of 1s in the outputs as in the inputs.

3.1 Design of Testable Master-Slave Flip-Flops

The proposed Master slave flip-flop is design with two clock signals (i.e. positive and negative clock signals). Master part of circuit is design with positive enable D-latch and slave part is design with negative enable D-latch [5]. This design is operated in Two Mode with four controlled signal mC1, mC2, sC1, sC2.

Mode of Operation:
1) Normal mode: In the normal mode the control signal status mC1=0, mC2=1, sC1=0, sC2=1. Thus the circuit will do its normal operation. Just operate as a Master-slave operation.
2) Test mode (Disrupt the feedback): In the test mode the stuck at 1 and stuck at 0 faults can be found by changing the control signal value. The stuck at 0 fault is found by giving mC1=1, mC2=1, sC1=1, sC2=1, thus any stuck-at-0 fault in the circuit can be identified. Similarly the stuck-at-1 fault is found by giving value opC1=0, opC2=0, pC1=0, pC2=0 thus any stuck 1 fault in the circuit can be identified.

3.2 Design of Testable Reversible DET Flip-Flop

In DET flip-flop both clock pulse is used to sample and store input data. This input data is stored in falling and rising edge clock pulse [6]. In master-slave flip-flop one disadvantage occur. The disadvantage is that master slave flip-flop does not save input data in both type of clock pulse. This disadvantage recovers with the help of DET flip-flop using reversible concept is proposed for sampling and storing the data at both the edge of the clock cycle. Thus the frequency of DET flip-flop is reduced to half of the master slave flip-flop. Thus for the low power applications these circuits can be used because frequency is proportional to the power.

Figure 8: reversible Sequential DET flip-flop

Proposed design of reversible DET flip-flop designed with parallel combination of positive enabled and negative enabled D Latch as shown in above fig(8). This circuit also perform the operation in two modes with four controlled signal pC1, pC2, nC1, nC2

1) Normal mode: When value of controlled signal is pC1=0, pC2=1, nC1=0, nC2=1 then circuit operate in normal mode
2) Test mode: In the test mode the stuck at 1 and stuck at 0 faults can be found by changing the control signal value. The stuck at 0 fault is found by giving pC1=1, pC2=1, nC1=1, nC2=1, thus any stuck-at-0 fault in the circuit can be identified. Similarly the stuck-at-1 fault is found by giving value opC1=0, opC2=0, pC1=0, pC2=0 thus any stuck 1 fault in the circuit can be identified.

4. Stimulation Result

Result 1: D latch Flip-Flop
Result 2: Master-Slave Flip-Flop

Figure 10: Simulation of testable master slave flipflop detecting stuck-at-0 fault

Result 3: Comparison between Existing and Proposed system

<table>
<thead>
<tr>
<th>Parameter</th>
<th>D-Latch Existing</th>
<th>D-Latch Proposed</th>
<th>Master-slave Existing</th>
<th>Master-slave Proposed</th>
</tr>
</thead>
<tbody>
<tr>
<td>Time Delay</td>
<td>3.509 ns</td>
<td>3.203 ns</td>
<td>3.704 ns</td>
<td>3.229 ns</td>
</tr>
<tr>
<td>Power</td>
<td>32 mw</td>
<td>28 mw</td>
<td>29 mw</td>
<td>28 mw</td>
</tr>
<tr>
<td>No. of Slice latches</td>
<td>64</td>
<td>2</td>
<td>48</td>
<td>46</td>
</tr>
</tbody>
</table>

C. Related Work

Any nanotechnology having applications of reversible logic, such as based on nano-CMOS devices, low power molecular QCA computing, the research on reversible logic is expanding towards both design and synthesis. Several researchers going with exploring techniques for synthesis of reversible logic circuits and many interesting contributions have been made like area reduction, power dissipation Frequency etc. all are susceptible to high error rates due to transient faults. In this paper we reduced high error rate due to transient fault with the help of MX-cqca Gate on reversible sequential circuits, the design of reversible sequential circuits is addressed in the various interesting contribution in which the designs are optimized in terms of various parameters, such as the garbage outputs, number of reversible gates, quantum cost and delay. To the best of our knowledge, the offline testing of faults in reversible sequential circuits is not addressed in the literature. In this paper, we present the design and test of Digital circuits that can be tested by only two test vectors, all 0s and all 1s, for any unidirectional stuck-at-faults. Further, the approach of fault testing based on conservative logic is extended toward the design of non reversible sequential circuits based on MX-cqca logic. This paper advances the state-of-the-art by minimizing the number of test vectors needed to detect stuck-at-faults as well as single missing/additional cell defects. We also reduced power consumption and Area of digital circuit by using Mx-cqca logic gate. We also approached to detect 100% fault tolerance in reversible sequential circuit, while if the same sequential circuit is build using proposed reversible sequential building blocks it can be tested by only two test vectors, all 0s and all 1s. Thus, the main advantage of the proposed conservative reversible sequential circuits compared to the conventional sequential circuit is the need of only two test vectors to test any sequential circuit irrespective of its complexity. The reduction in number of test vectors minimizes the overhead of test time for a reversible sequential circuit. The proposed work has the limitation that it cannot detect multiple stuck-at-faults as well as multiple missing/additional cell defects.

5. Conclusion

In this paper proposed work based on Design and Test D-latch, master slave flip-flop, reversible double edge trigger flip-flop by Quantum- Dot Cellular Automata that testing any unidirectional stuck-at faults using only two test vectors, all 0s and all 1s. The proposed all Digital circuits based on multiplexer conservative QCA logic gates (i.e. MX-cqca). In conclusion, this paper advances the state-of-the-art by minimizing the number of test vectors needed to detect stuck-at-faults as well as single missing/additional cell defects. We also reduced power consumption and Area of digital circuit by using Mx-cqca logic gate. We also approached to detect 100% fault tolerance in reversible sequential circuit, while if the same sequential circuit is build using proposed reversible sequential building blocks it can be tested by only two test vectors, all 0s and all 1s. Thus, the main advantage of the proposed conservative reversible sequential circuits compared to the conventional sequential circuit is the need of only two test vectors to test any sequential circuit irrespective of its complexity. The reduction in number of test vectors minimizes the overhead of test time for a reversible sequential circuit. The proposed work has the limitation that it cannot detect multiple stuck-at-faults as well as multiple missing/additional cell defects.

References