









shows the clock power dissipation and power reduction due to supply voltage scaling in two clock networks such as Case1 and Case2 at different frequencies

From table-3 we can see that, if power dissipation in both clock distribution network is compared there is a noticeable amount of power reduction in clock network with scaled supply voltage(Case2) as compared to clock network with full scale supply voltage(Case1). The main objective of designing such a clock distribution network was power reduction. The power dissipation of clock networks are reduced but a little amount of clock skew introduced due to level converters.

**Table 3:** Comparison of clock distribution power

Frequency	Power	Power	Power
100MHz	1.12mW	0.53mW	52.15%
200MHz	2.684mW	1.38mW	48.59%
250MHz	3.489mW	1.93mW	44.66%
400MHz	5.895mW	3.62mW	38.6%
500MHz	7.508mW	5.45mW	27.32%
1GHz	14.75mW	10.8mW	26.42%

## 6. Conclusion

In this brief, we compared the power dissipation in two clock distribution networks, i.e. clock distribution network with full scale supply voltage (Case1) and clock distribution network with scaled supply voltage (Case2) at different frequencies. In Case2 we achieved a significant amount of power reduction than Case1 at each frequency due to scaled supply voltage. Clock signals are reduced from 1.8V to 1.2V during clock distribution and converted back to full scale supply of 1.8V using level converters, such as H.L.L.C (High to Low Level Converter) and L.H.L.C (Low to High Level Converter). We can conclude from these results there is a significant amount of power reduction with supply voltage scaling.

## Reference

- [1] Vijay Kumar Sharma. and Manisha Pattanaik, "VLSI scaling methods and low power CMOS buffer circuit," Journal of Semiconductors Vol. 34, No. 9 September 2013
- [2] Ashok Vittal and Malgorzata Marek-Sadowska "Power Optimal Buffered Clock Tree Design" 32nd ACM/IEEE Design Automation Conference
- [3] Farhad Haj Ali Asgari and Manoj Sachdev, "A Low-Power Reduced Swing Global Clocking Methodology," IEEE Trans. VLSI Systems, vol.12, no. 5, pp 538-545, May 2004.
- [4] Jatuchai Pangjun and Sachin S. Sapatnekar, "Low-Power Clock Distribution Using Multiple Voltages and Reduced Swings," IEEE Trans. VLSI Systems, vol. 10, no.3, pp 309-318, June 2002
- [5] Sherif A. Tawfik and Volkan Kursun, "Dual Supply Voltages and Dual Clock Frequencies for Lower Clock Power and Suppressed Temperature Gradient-Induced Clock Skew," IEEE Trans. VLSI Systems, vol. 18, no.3, pp 347-355, March 2010
- [6] S. A. Tawfik and V. Kursun, "Dual-VDD clock distribution for low power and minimum temperature-

fluctuation-induced skew," in Proc. IEEE In.Symp. Quality Electron. Design, pp 73-78, March 2007. ISBN: 978

- [7] Kapoor, N. Jayakumar, and S.P. Khatri, "A novel clock distribution and dynamic de-skewing methodology," Proc. IEEE/IACM Int. Cant.'Comput.-Aided DeSign, pp 626-631, Nov. 2004.
- [8] H. Kojima, S. Tanaka, and K. Sasaki, "Half-swing clocking scheme for 75% power saving in clocking circuitry," IEEE J. Solid-State Circuits, vol. 30, pp 432-435, Apr. 1995.

## Author Profile



**Deepak P. Jose** obtained the Bachelor of Science in Electronics and computer hardware in 2008 and Master of Science in Electronics in 2011 from M.G University, Kottayam, Kerala, India. Currently pursuing Master of Technology in Signal processing and VLSI from Jain University, Bangalore, India. Area of interest in VLSI analog design and ASIC design.



**C.P Sureshkumar** obtained the Bachelor of engineering from Malnad College of Engineering, Hassan, Visvesvaraya Technological University and Mater of Technology from BMS College of Engineering, Bangalore, Visvesvaraya Technological University. Currently an assistant professor, working at Jain University, Bangalore, India. Research interests include Microwave communication, Antennas and VLSI.