

A Highly linear CMOS Gm-C Low Pass Filter for Mobile Communication

Renu Sahu¹, Zoonubiya Ali², Balram Timande³

^{1,2,3}Disha Institute of Management and Technology, Department of Electronics and Telecommunication, Satya Vihar, Raipur, Chhattisgarh, India

Abstract: A 2nd order low pass Butterworth filter has been designed for direct conversion receiver. Direct conversion receivers require only low pass filtering in the analogue baseband. This architecture has been applied for multi-mode transceiver. Low-pass filters are an essential part of the analogue baseband circuit of modern communication receivers, because of the ability to re-configure the bandwidth, gain or linearity in order to fulfill the requirements of different standards subjecting to wireless standards. Highly linear and wide tunable OTA based Butterworth filter has been simulated in CMOS 90nm Technology. Up to 625 MHz filter has a good linearity at supply voltage 1.2 V. The circuit shows a single OTA with common mode feedback has been prepared in microwind3.1 with 90nm CMOS Technology.

Keywords: Direct conversion receiver, operational transconductance amplifier (OTA), multi-mode transceivers, transconductance, linearity schemes.

1. Introduction

In many wireless applications, a multimode filter is used in a direct conversion receiver. Various wireless standards [Bluetooth, Global System for Mobile (GSM) Communication, Wide Band Code Division Multiple Access (WCDMA), and Universal Mobile Telecommunication System (UMTS) are used in multimode transceiver. A low pass filter that has a wide tuning range is essential component for multimode filter because it can be adapted to all system specifications and forms essential element in a direct conversion receiver (DCR). It has been observed that in receivers, very demanding high-performance analog filters are typically used to block interferers and providing anti-alias filtering before the subsequent analog to digital conversion stage.

However it is challenging to design analog filters with low power consumption and large dynamic range [1], [2]. To meet receiver specifications [3] filter design has been carried out using an operational transconductance amplifier as a basic building block [4]. OTA-C (or Gm-C) based filters has been used due to their ability to operate over a wide tuning range maintaining a high linearity. Various linearity schemes are reported [5]-[20] to realize OTAs. Cascode structures are useful for high speed application but are limited in output swing, thereby decreasing transconductance value. Also these structures are quite complex and increase power consumption. To further optimize OTA-C filter's performance, it is desired to achieve a good balance between signal-to-noise ratio (SNR) and signal-to-distortion ratio (SDR). Therefore, the use of linearity scheme without sacrificing other important parameters such as frequency response, noise level, power efficiency and is a must. In this paper highly linear CMOS operational transconductance amplifier (OTA) using a source degeneration and auxiliary differential pair (ADP) technique is proposed.

2. OTA Design

This section gives description of the techniques which improve linearity.

2.1 OTA with Source Degeneration

In "Fig. 1(a)," the double ended differential pair structure shown, is a basic cell, all transistors operate in saturation region then single ended output current (i_d) can be expressed by Taylor series expansion as;

$$i_d = \sum_{n=0}^{\infty} G_{MN-(2n+1)} \cdot V_{in}^{2n+1} \quad (1)$$

For moderate signal swing, first two terms G_{MN-1} and G_{MN-3} are the most significant; is linear transconductance term and undesired third – order nonlinear term respectively. A rough approximation has been made based on saturation-square model and taking the mobility degradation effect due to lateral and transversal Electric field represented as an equivalent resistor at the source [3] leads to


$$G_{MN-1} = \frac{1}{2} \frac{\sqrt{K_P(W_N/L_N)} I_T}{1 + \frac{2}{\epsilon_{crit}} \sqrt{\frac{I_T}{W_N L_N K_P}}} \quad (2)$$

The third-order coefficient of nonlinearity is

$$G_{MN-3} = -\frac{G_{MN-1}}{8 \left(\frac{I_T L_N}{K_P W_N} \right) \left(1 + \frac{2}{\epsilon_{crit}} \sqrt{\frac{I_T}{W_N L_N K_P}} \right)^3} \quad (3)$$

Where W_N is width and L_N is length of transistor M_N . I_T is the tail current, K_P technological parameter and ϵ_{crit} is critical electrical field.

If a source degeneration resistance is connected between source terminals of two M_N transistors as shown in "Fig.1 (b) and (c)"






Figure 1: differential pairs: a)conventional differential pair; (b) differential pair with degeneration resistance; and (c) differential pair with degeneration resistance and tail current transistor

The single ended ac component of the output current approximately becomes

$$i_{d1} \cong \frac{G_{MN-1}}{(1+G_{MN-1}R)} V_{in} + \frac{G_{MN-3}}{(1+G_{MN-1}R)^4} V_{in}^3 \quad (4)$$

Due to the source degeneration resistance, factor of the source degeneration is defined as $N_r = G_{M1}R$, according to this, the improvement in third-order harmonic distortion ($HD3_{imp}$) of the circuits “Fig. 1(b) and (c),” over the circuit “Fig. 1(a),” is

$$HD3_{imp} = \frac{HD3_{(b,c)}}{HD3_{(a)}} = \frac{1}{(1+N_r)^3} \quad (5)$$

For the differential pair of “Fig. 1(b),” the input referred thermal noise density is given by

$$\frac{V_{noise}^2}{\Delta f} = \frac{4KT}{G_{MN1}} \left(Y + N_r + 2YN_r^2 \frac{G_{MT}}{G_{MN1}} \right) \quad (6)$$

Where, T is the temperature ($^{\circ}K$), k is the Boltzmann constant, G_{MT} is the small-signal transconductance of the transistor M_{NT} .

OTA’s linearity can be improved by increasing N_r according to (5), but (6) shows that this approach will increase the input referred noise level, because the two tail current introduces some differential noise if the value of source degenerated resistors is large.

This parameter can be minimized by placing the tail current transistor in the middle of the source degeneration resistor as shown in “Fig. 1(c),” by which the noise contribution of the tail current split equally in both branches and appears as common mode noise which is rejected due to fully differential nature of the topology.


This topology has another advantage that the common node is always unaffected by the differential signal variations.

The drawback of the circuit shown in “Fig. 1(c),” is that the additional dc voltage drop through the degeneration resistors, thereby consuming voltage headroom for the input signal which imposes limitation overdriving voltages and source degeneration factor N_r must be used.


2.2. Auxiliary differential pair technique

To reduce the harmonic distortion components without sacrificing other parameters, auxiliary differential pair technique has been used here. The harmonic distortion can be reduced by other circuit techniques [5]-[20] but most of those techniques have limitations such as significant power consumption, reduced effective transconductance, and limited frequency response.

To illustrate the concept of auxiliary differential pair technique, let us consider several differential pairs, each one with its own degeneration resistor; the transconductance curves for fixed degeneration resistances and curves for variable degeneration resistance with input voltage are plotted in “Fig. 2 (a),”. By using ADP technique results in a flattened transconductance curve and enhanced linearity. Therefore degenerated resistor has been replaced by the parallel of a degenerated resistor and ADP shown in “Fig. 2(b)”.



(a)



(b)

Figure 2.Linearity enhancement: (a) principle of operation; and (b) circuit implementation with auxiliary differential pair (ADP)

Based on the current to voltage relation as depicted in (1) for the differential pair of “Fig. 1(a),” the output current of the circuit in “Fig. 2(b),” written as

$$i_o = G_{MN-1}(V_{in} - V_{res}) + G_{MN-3}(V_{in} - V_{res})^3 \quad (7)$$

Where G_{MN-1} is the linear coefficient transconductance and G_{MN-3} is third-order nonlinear coefficient for the differential pair without source degeneration

V_{res} is voltage across the resistance and the ADP. The ADP current is given by

$$i_p = -G_{MP-1}V_{res} - G_{MP-3}V_{res}^3 \quad (8)$$

Where G_{MP-3} is nonlinear term for the auxiliary diff. pair without source degeneration and G_{MP-1} is the small signal transconductance.

Since $i_0 = i_p + V_{res}/R$. It is shown in Appendix A, the output current can be found as

$$i_0 = \frac{G_{MN1}}{1 + \frac{RG_{MN1}}{1 - RG_{MP1}}} V_{in} + \frac{G_{MN1}^4}{(R^{-1} - G_{MP1})^4} V_{in}^3 \quad (9)$$

The term with v_{in}^3 in (9) can be further reduced if the numerator of the right most term is minimized whereas in (4) can only be attenuated by increasing the source degeneration. The third-order intermodulation distortion (IM3) improvement factor can be described by

$$\frac{HD3_{withADP}}{HD3_{withoutADP}} \cong 1 - \left(\frac{G_{MP-3}}{G_{MN-3}} \right) \left(\frac{G_{MN-1}R}{1 - G_{MP-1}R} \right)^4 \quad (10)$$

The ADP must be designed such that the right hand most term remains near to 1. As the ADP transconductance is small, $G_{MP-1} \ll 1$, and it can be neglected; e.g. - 0.1

3. OTA Circuit

The proposed circuit of operational transconductance amplifier including CMFB is shown in "Fig. 3".




Figure 3: Complete Transconductor with common mode feed-back

The transconductor core consists of a degenerated differential pair with auxiliary differential pair technique. In the proposed circuit the transistor M_{N1} utilizes an overdrive voltage and the tail current flowing through the tail current transistor i.e. M_{N3} . The use of folded cascading or any other additional circuit has been avoided.

To optimize the structure for power and noise performances the output is taken directly from the drains of M_{N1} . For filters implementation the study of saturation voltages and threshold voltages for transistors M_{N3} has been carried out.

4. Filter Architecture

To implement the filter, Gm-C approach has been selected. The reason behind the selection of Gm-C concept is that the easy tuning capability by varying the Gm value of the transconductors. Also the Gm-C filter has a low noise floor but the ability to handle large signals is limited. In order to archive the required value in terms of the linearity the G_M which depends on the width, length and the bias current of the CMOS transistor has to be chosen carefully.

A circuit realization for the second order filter is used because of its advantages in design and layout. The fully differential circuit block is shown in "Fig. 4,"




Figure 4: 2nd order Gm-C low-pass filter circuits

The transfer function of "Fig. 4," is given by [21]

$$H(S) = \frac{V_{out}}{V_{in}} = \frac{g_{m2}g_{m3}g_{m4}}{S^2 + \frac{g_{m2}S}{C_1} + \frac{g_{m3}g_{m4}}{C_1C_2}} \quad (11)$$

The common transfer function of 2nd order LPF is

$$H(S) = \frac{\omega_0^2}{S^2 + \frac{\omega_0}{Q}S + \omega_0^2} \quad (12)$$

The corner frequency ω_0 and the quality factor Q of the circuit can obtain as

$$\omega_0^2 = \frac{g_{m3}g_{m4}}{C_1C_2} \frac{\omega_0}{Q} = \frac{g_{m2}}{C_1} \quad (13)$$

$g_{m1} = g_{m3} = g_{m4} = g_m$ and $C_1 = C_2 = C$ leads to

$$\omega_0 = \frac{g_m}{C} \text{ \& } Q = \frac{g_m}{g_{m2}} \quad (14)$$

Where

$$g_m = \frac{I_{out+} - I_{out-}}{V_{in+} - V_{in-}} \quad (15)$$

Now the transconductance g_{m2} of the 2nd order filter [21]

$$g_{m2} = 1.848 * g_m \quad (16)$$

The 2nd order low pass filter i.e. three of the four OTAs is identical; the outer OTA can easily be adapted with only changing the OTA current.

5. Simulation Result

The circuit shown in “Fig. 5,” shows a single OTA including common mode feedback and in “Fig. 6,” the circuit shows a complete filter structure has been prepared in microwind 3.1 lite version with 90nm CMOS Technology.




Figure 5: Operational transconductance amplifier (OTA) including common mode feedback (CMFB)




Figure 6: Circuit of 2nd order Gm-C filter.

The graph is drawn between current (mA) v/s time (ns) is shown in “Fig. 7,” As time is in nano second which shows the circuit operation in megahertz range.




Figure 7: Result of current vs time

The graph of current vs time shows that at voltage 1.2V we find the maximum current 0.549 mA and minimum current 0.224 mA in time period of 1.6ns which shows low power consumption drawn by the circuit. The output voltage is constant at 1.2V showing the stability of the system.




Figure 8: Result of current vs time

In “Fig. 8,” the graph is between voltage (V) v/s time (ns). When V_n applied as 0.6V after 1.6 ns the output graph in transient analysis shows the working of the device close to 625 MHz as shown in “Fig. 9,”.




Figure 9: Frequency Vs time




Figure 10: Transconductane plot against input voltage

In “Fig 10,” shows when we varying the input voltage value from 0 to 1.2V the then we get the flat transconductance curve and the transconductance value Tuned (varies) from 186µS to 457 µS.

6. Conclusion and Future Scope of Work

A 2nd order Butterworth low-pass Gm-C filter for Direct Conversion Receiver has been designed and simulated. The parameters which affecting the performance of a filter has been discussed. The approach is based on source degeneration and auxiliary differential pair technique allowing excellent performances. The simulated result shows that the filter has slew rate of 750 V/µS with 1.2 V power supply. The result also defines that the filter has a very good linearity over a wide range of frequency i.e. up to 625 MHz having transconductance tunable from 186 µs to 457 µs with the power consumption of 0.65 mw. The 2nd order filter simulated is the best possible solution for direct conversion receiver used in mobile application. Layout of OTA with common mode feedback is as shown in “Fig. 11” and Layout of 2nd order Gm-C filter shown in “Fig. 12”.




Figure 11: Layout of single OTA




Figure 11: Layout of 2nd order Gm-C filter

The demand of high data rate, higher speed and good linearity has grown steadily over the past decade. These demands will push the envelope of OTA design beyond today’s limitations and to find an optimal balance between power consumption, noise and linearity for the requirements of direct conversion receiver circuit for various high speed and wireless application.

The research works achieved in this thesis present the following recommendations for future research as:

1. This is one method to design an Active-RC Butterworth filter using OTA. In future for better linearity and wide tuning range differential pair and cross-couple circuits can be optimized.
2. The design can be developed keeping in view low power and low voltages constraints as the filters are now being used in many portable applications that have the requirement of low power and low voltage.
3. Methods can be developed to reduce steep increment in power dissipation and component count with increases in the filter order.
4. Active devices can be designed in such a way that they may not restrict the passband frequency from expected passband frequency.
5. The transconductance range and linearity can be enhanced by using other suitable methodology.

7. Appendix

The single ended output current of the structure shown in “Fig. 2(b),” is

$$i_0 = i_p + v_{res}/R. \tag{A1}$$

Using (8), this current results in

$$i_0 = (R^{-1} - G_{MP_1})v_{res} - G_{MP_3}v_{res}^3. \tag{A2}$$

Combining this equation and (7) becomes

$$G_{MN_1}(v_{in} - v_{res}) + G_{MN_3}(v_{in} - v_{res})^3 = (R^{-1} - G_{MP_1})v_{res} - G_{MP_3}v_{res}^3. \tag{A3}$$

The solution of this is complex and it is difficult to get any insight, let us assume that the v_{res} is an odd function of v_{in} , if the high order terms are ignored then it could be approximated by the following expression:

$$v_{res} = C_1v_{in} + C_3v_{in}^3. \tag{A4}$$

In order to find the coefficients C_1 and C_3 , (A4) is substituted in (A3), and if only the terms associated with v_{in} and v_{in}^3 are considered, the resulting equation yields

$$[G_{MN_1} - C_1(G_{MN_1} + R^{-1} - G_{MP_1})]v_{in} + [G_{MN_3}(1 - C_1)^3 + G_{MP_3}C_1^3 - C_3(G_{MN_1} + R^{-1} - G_{MP_1})]v_{in}^3 = 0 \tag{A5}$$

This equation holds if the coefficients of v_{in} and v_{in}^3 are zero. Then, it is straightforward to find C_1 and C_3 ; therefore (A4) becomes

$$v_{res} = \frac{G_{MN_1}}{G_{MN_1} + R^{-1} - G_{MP_1}}v_{in} + \frac{(R^{-1} - G_{MP_1})^3 G_{MN_3} + G_{MP_3} G_{MN_1}^3}{(G_{MN_1} + R^{-1} - G_{MP_1})^4}v_{in}^3. \tag{A6}$$

Finally, (A6) can be used in (A2) to obtain

$$i_0 = \frac{G_{MN_1}}{1 + \frac{RG_{MN_1}}{1 - RG_{MP_1}}}v_{in} + \frac{G_{MN_3} - G_{MP_3} \frac{G_{MN_1}^4}{(R^{-1} - G_{MP_1})^4}}{(1 + \frac{RG_{MN_1}}{1 - RG_{MP_1}})^4}v_{in}^3. \tag{A7}$$

The meanings of this effect are examined in Auxiliary differential pair technique.

References

- [1] Y. Sun, Edited: "Wireless Communication Circuits and Systems", IEE, London, UK, 2004.
- [2] J. Glinianowicz, S. Szczepanski and Y. Sun, "High-frequency two-input CMOS OTA for continuous-time filter applications", IEE Proc. Circuits Devices Syst., Vol. 147, No. 1, pp. 13-18, Feb. 2000.
- [3] P. R. Gray, P. J. Hurst, S. H. Lewis, and R. G. Meyer, "Analysis and Design of Analog Integrated Circuits". New York: Wiley, 2001.
- [4] R. L. Geiger, E. Sanchez-Sinencio, "Active Filter Design Using Operational Transconductance Amplifiers: A Tutorial", IEEE Circuits and Device Magazine, Vol. 1, March 1985
- [5] M. Chen, J. Silva-Martinez, S. Rokhsaz, and M. Robinson, "A 2-V_{pp} 80–200-MHz fourth order continuous-time linear phase filter with automatic frequency tuning", IEEE J. Solid-State Circuits, vol. 38, no. 10, pp. 1745–1749, Oct. 2003
- [6] Mallya S M & Joseph H N, "Design procedures folded-cascade CMOS operational amplifier", IEEE J Solid-State Circuits, 24(1989) 1737-174
- [7] Yavari M &ShoaeiO, "Very low-voltage, low-power and fast settling OTA for switched capacitor applications", in IEEE Int. Conf on Microelectronics,(Beirut, Lebanon) 2002,10-13.
- [8] Taherzadeh-saniM, LotfiR, Zare-Hoseini H &ShoaeiO, "A high slew rate low-voltage, low-power operational amplifier using a new current injection circuit", in IEEE Int. Symp on signals, circuits & systems 2 (Lasi,Romania)2003,481-184.
- [9] D. K. Shaeffer, A. R. Shahani, S. S. Mohan, H. Samavati, H. R. Rategh, M. del Mar Hershenson, X. Min, C. P. Yue, D. J. Eddleman, and T. H. Lee, "A 115-mW, 0.5- μ m CMOS GPS receiver with wide dynamic range active filters", IEEE J. Solid-State Circuits, vol. 33, no. 12, pp. 2219–2231, Dec. 1998.
- [10] G. Bollati, S. Marchese and R. Castello, "An eighth-order CMOS low-pass filter with 30-120-MHz tuning range and programmable boost", IEEE J. Solid-State Circuits, vol. 36, pp. 1056–1066, Jul 2001
- [11] J. Silva-Martinez, J. Adut, J. Rocha-Perez, J. M. Robinson, and S. Rokhsaz, "A 60-mW 200-MHz continuous-time seventh-order linear phase filter with on-chip automatic tuning system", IEEE J. Solid-State Circuits, vol. 38, no. 2, pp. 216–225, Feb. 2003.
- [12] A. A. Emira and E. Sanchez-Sinencio, "A pseudo differential complex filter for Bluetooth with frequency tuning", IEEE Trans. Circuit's and Syst. II, vol. 50, pp. 742–754, Oct. 2003.
- [13] Y. W. Choi and H. C. Luong, "A high-Q and wide dynamic-range 70-MHz CMOS bandpass filter for wireless receivers", IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process, vol. 48, no. 5, pp. 433–440, May 2001.
- [14] J. A. De Lima and C. Dualibe, "A linearly tunable low-voltage CMOS transconductor with improved common-mode stability and its application to gm-C filters", IEEE Trans. Circuits Syst. II, Analog Digital Signal Process. vol. 48, pp. 649–660, Jul. 2001.
- [15] S. Lindfors, K. Halonen, and M. Ismail, "A 2.7-V elliptical MOSFET only gm-c OTA filter", IEEE Trans circuits Syst. II, Analog Digit. Signal Process, vol. 47, no. 2, pp. 89–95, Feb. 2000
- [16] C. H. J. Mensink, B. Nauta, and H. Wallinga, "A CMOS soft-switched Transconductor and its application in gain control and filters", IEEE J. Solid-State Circuits, vol. 32, no. 7, pp. 989–998, Jul. 1997
- [17] A. Lewinski and J. Silva-Martinez, "OTA linearity enhancement technique for high frequency applications with IM3 below 65 dB", IEEE Trans. Circuit Syst. II, Exp briefs, vol. 51, no. 10, pp. 542–548, Oct. 2004.
- [18] F. Behbahani, T. Weeguan, A. Karimi-Sanjaani, A. Roithmeier, and A. A. Abidi, "A broadband tunable CMOS channel-select filter for a low-IF wireless receiver", IEEE J. Solid-State Circuits, vol. 35, no. 4, pp. 476–489, Apr. 2000.
- [19] A. N. Mohieldin, E. Sánchez-Sinencio, and J. Silva-Martínez, "A fully balanced pseudo-differential OTA with common-mode feed forward and inherent common-mode feedback detector", IEEE J. Solid-State Circuits, vol. 38, no. 4, pp. 663–668, Apr. 2003.
- [20] J. E. Kardontichik, "Introduction to the Design of Transconductance Capacitor Filters", Kluwer Academic Publishers, 1992.
- [21] Stehr U, Henkel F, DalligeL Waldow P," A fully differential CMS integrated 4th order reconfigurable GM-C low pass filter for mobile communication", in IEE proInt on Electronics Circuits & Systems,1(Sharjah, UAE) 2003, pp 144-147.
- [22] Wongnamkum S &Thanachayanont A, "New class-AB operational transconductance amplifier for high-speed switched-capacitor circuits", in IEE Int symp comm. & Inform Tech., 1 (2004) pp 531-535.
- [23] Lo T-Y &Hung C-C, "Multi-mode Gm-C channel selection filter for mobile applications in 1-V supply voltage", IEEE Trans Circuits &systems-II: Express Briefs, 55 (2008) pp 314-318.

Author Profile



Renu Sahu received her B.E. degree in Electronics and Telecommunication and Engineering from Disha Institute of Management and Technology, Raipur, Chhattisgarh, India in 2011, and pursuing M.Tech in VLSI and Embedded system design from Disha Institute of Management and Technology, Raipur, Chhattisgarh, India. Her research interest includes CMOS based circuit design.



Zoonubiya Ali received her B.E. degree from Bapurao Deshmukh College of Engineering, Sevagram, Maharashtra, India in 1998. She received M.E. by research degree from Nagpur University in 2012 and pursuing PhD from Priyadarshni Institute of Engineering and Technology, Nagpur, Maharashtra, India. Presently, she is working as associate professor at Disha Institute of Management and Technology, Raipur, Chhattisgarh, India. Her research interests include neural networks, fuzzy logic, VHDL, CMOS based circuit.



Balram Timande M.Tech.(E&TC), having experience of 9.5 years in Industry and 9.5 Years in Teaching. Presently working as Associate professor in D.I.M.A.T. Raipur, C.G. He publish 02 national and 09 International papers in reputed national and Internatinal Journals. His area of interest is VLSI and Embedded system design.