Implementation of a Pacemaker for Biomedical Application

Roopa T1, Manjula B. M2, Dr. Chirag Sharma3

1, 2, 3 Department of Electronics and Communication Engineering, Nitte Meenakshi Institute of Technology, Bangalore-560064, India

Abstract: In this project work A state machine approach has been followed to design and implement a single and dual chamber pacemaker in response to different heart beats from 35bpm-125bpm. The heart of the pacemaker system rests in the pulse generator which forms the major portion of the project. It has been developed using Verilog and implemented in hardware using FPGA. In the FSM, first an input event is detected. Once this input is detected a timer is set which will be the time between heartbeats, thus giving 35-125 heartbeats per minute. This pacemaker responds only when the QRS wave is low or high in compared to normal ECG wave. The designing and verification is done through verilog on Xilinx 14.1. Also, ECG signal is generated in modelsim 10.1b. The pacemaker response is verified with various heart beats from 35-125bpm.

Keywords: ECG, pacemaker, single chamber pacemaker, dual chamber pacemaker, verilog.

1. Introduction

Pacemakers were first introduced in the 1950s, with only few transistor used in the device. Technology has advanced greatly and there are over tens of millions of transistor in today’s implantable pacemaker system. A cardiac pacemaker is used to treat bradycardia (a heart rate that is too slow) and tachycardia(a heart rate that is too slow). This pacemaker monitor the heart’s rate (how fast it beats) and rhythm (the pattern in which it beats), and provides electrical simulation when the heart does not beat or beats too slowly or too high.

The paper briefly introduces the general aspects of single and dual chamber pacemaker Structure and functions. Generating ECG signal in Matlab. Extracting these signal coefficients for different heart beat from 35-125bpm and storing in LUT and generating this signal in modelsim. This designed pacemaker works only when the QRS wave is low or high in compared to normal ECG wave. Depending upon the heart beats from 35-125bpm with ecg signal the single and dual chamber chambers will turn on or off.

2. Implementation

2.1 ECG signal generation

ECG is used to measure the heart’s electrical conduction system. It picks up electrical impulses generated by the polarization and depolarization of cardiac tissue and translates into a waveform. The waveform is then used to measure the heart rate. It records any problems with the heart’s rhythm, and the conduction of the heart beat through the heart which may be affected by underlying heart disease.

![Figure 2.1: The ECG signal generation](image_url)
ECG signal can be generated using Fourier series which satisfies Dirichlet’s condition. Any periodic functions which satisfy Dirichlet’s condition can be expressed as a series of scaled magnitudes of sin and cos terms of frequencies which occur as a multiple of fundamental frequency.

ECG signal is periodic with fundamental frequency determined by the heartbeat. It also satisfies the Dirichlet’s conditions:

- Single valued and finite in the given interval
- Absolutely integrable
- Finite number of maxima and minima between finite intervals
- It has finite number of discontinuities

Hence Fourier series can be used for representing ECG signal. This signal can be generated using MATLAB for different heart beats from 35-125bpm. These coefficients are extracted and stored in look up table (LUT). For these values, Verilog code has been developed to extract ECG waveform.

ECG specification:
- ECG: 0-100hz
- ECG amplitude range=0.05-3V
- Heart amplitude ~0.5mv
- Normal heart beat range= 60-90 bpm
- Bradycardia heart beat range= below 60bpm
- Tachycardia heart beat range= above 95bpm
- P duration < 0.12 sec
- P amplitude < 0.25 mv
- QRS duration ≤ 0.11sec
- Qrs wave amplitude < 2.4mV
- PR interval=0.12 - 0.20 sec
- Qrs wave duration=0.06 - 0.10 sec
- S wave amplitude<0.35mv
- T wave amplitude <=0.35mV

<table>
<thead>
<tr>
<th>Heart beats (8bit)</th>
<th>clk</th>
<th>rst</th>
<th>validin</th>
<th>Sensor out</th>
</tr>
</thead>
<tbody>
<tr>
<td>35</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>35-55</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>65-85</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>95-125</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

2.2. Single Chamber Pacemaker

A single chamber pacemaker is one which only one of the two chambers of the heart atrium or ventricles is paced, since ventricle have stronger muscle and they have to pump the blood to longer distance compared to atria i.e. sensing and pacing is done at ventricle. The wires in a single-chamber pacemaker carry pulses between the right ventricle (the lower right chamber of your heart) and the generator.

2.3 State diagram for single chamber pacemaker

The state machine designed for this pacemaker consists of three states: ResetTimer, Wait, and Pace. The system gets the input from the ECG signal through the sensor if presence of QRS wave is sensed or not. Depending on ‘S’ it stays in the wait state or goes to the pace state. When normal QRS wave sensed then the pacemaker resets the timer.

So the general flow of a complete cycle of the pacemaker goes in the following path:

Reset Timer → Wait → Pace

Inputs:
- S: sensing parameter: 1 if normal QRS wave is detected else 0.
- Heart_beats: the number of heart beats per minute, 35-55bpm, heart_beats=1; 65-85bpm, heart_beats=0; 95-125bpm, heart_beats=1

Outputs:
- T: output to timer: 1 if timer is to be reset.
- P: output to heart: 1 if pacing needs to be done.
2.2. Dual Chamber Pacemaker

A pacemaker with pacing electrodes in both the right atrium and the right ventricle, which helps maintain the physiological relationship between atrial and ventricular contraction, and allows the paced heart to follow the increase in sinus rate which occurs during exercise. The wires in a dual-chamber pacemaker carry pulses between the right atrium (the upper right chamber of your heart) and the right ventricle and the generator. The pulses help coordinate the timing of these two chambers contractions. Dual-chamber pacemakers tend to prevent more subsequent heart problems than single-chamber ventricular pacemakers.

The basic working principle is the same as single chamber pacemaker. Just that after the pacing of atrium, the state changes to the ‘Reset Timer’ state of the ventricle and not the ‘Reset Timer’ state of the atrium. So the general flow of a complete cycle of the pacemaker goes in the following path:

- Reset Timer A → Wait A → Pace A
- Reset Timer V → Wait V → Pace V.

Then the process continues in a cyclic manner again. The following is the state diagram.

The inputs and outputs hold the same significance; ‘a’ suffix stands for atria, and ‘v’ suffix stands for ventricle.

**Inputs:**
- sV: sensing parameter: 1 if contraction is sensed in the ventricle.
- Heart_beats: the number of heart beats per minute , 35-55bpm, heart_beats=1; 65-85bpm, heart_beats=0; 95-125bpm, heart_beats=1

**Outputs:**
- tV: output to timer: 1 if timer for the ventricle is to be reset.
- pV: output to heart : 1 if pacing needs to be done in the ventricle

This is an extension of the single chamber to dual chamber pacemaker. The basic working principle is the same as single chamber pacemaker. Just that after the pacing of atrium, the state changes to the ‘Reset Timer’ state of the ventricle and not the ‘Reset Timer’ state of the atrium. So the general flow of a complete cycle of the pacemaker goes in the following path:

- Reset Timer A → Wait A → Pace A
- Reset Timer V → Wait V → Pace V.

Then the process continues in a cyclic manner again.

The following is the state diagram.

The inputs and outputs hold the same significance; ‘a’ suffix stands for atria, and ‘v’ suffix stands for ventricle.

**Inputs:**
- sV: sensing parameter: 1 if contraction is sensed in the ventricle.
- Heart_beats: the number of heart beats per minute , 35-55bpm, heart_beats=1; 65-85bpm, heart_beats=0; 95-125bpm, heart_beats=1

**Outputs:**
- tV: output to timer: 1 if timer for the ventricle is to be reset.
- pV: output to heart : 1 if pacing needs to be done in the ventricle
Table 3: State table of dual chamber pacemaker

<table>
<thead>
<tr>
<th>State</th>
<th>Function</th>
<th>i/p sA</th>
<th>i/p Heart_beat</th>
<th>o/p sV</th>
<th>o/p pA</th>
<th>o/p pV</th>
<th>o/p tA</th>
<th>o/p tV</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>waitA</td>
<td>0</td>
<td>0</td>
<td>x</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>B</td>
<td>paceA</td>
<td>0</td>
<td>1</td>
<td>x</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>C</td>
<td>ResetA</td>
<td>1</td>
<td>0</td>
<td>x</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>TimerA</td>
<td>1</td>
<td>1</td>
<td>x</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>D</td>
<td>waitA</td>
<td>x</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>E</td>
<td>paceA</td>
<td>x</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>F</td>
<td>ResetA</td>
<td>x</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>TimerA</td>
<td>x</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

3. Experimental Results

The pacemaker designed in Verilog HDL and verified its functionality. The syntax of the RTL design is checked using Xilinx tool. The pacemaker design is first simulated in ModelSim, shown in below figure. The design is verified both at a top level. The design has been Synthesized targeting Xilinx FPGA spartan3A (XCS200A -5fg256) device. The device utilization of both the pacemaker is shown in Table-I. The timing delay is also calculated for both the pacemakers, which shows that the single chamber pacemaker is consuming.

3.1(A) Bradycardia: rst=0, heart_beat= 35-55 sensor_out=0, pacemaker_out=1.

3.1(B) Normal heart beat: rst=0, heart_beat= 65-85 sensor_out=1, pacemaker_out=0.

3.1(C) Tachycardia: rst=0, heart_beat= 95-125, sensor_out=0, pacemaker_out=1.

3.2 Dual chamber simulation results

3.2(A) CASE 1: sA=1/0, sV=x, pA=1/0, pV=0
(a) Bradycardia: Rst=0, heart_beat=35-55bpm, sA=0, pA=1, pV=0.

(b) Normal Heart beats: Rst=0, heart_beat=65-85bpm, sA=1, pA=0, pV=0.

(c) Tachycardia: Rst=0, heart_beat=95-125bpm, sA=0, pA=1, pV=0.

Device utilization

<table>
<thead>
<tr>
<th>Device Utilization</th>
<th>Available Single chamber pacemaker</th>
<th>Dual chamber pacemaker</th>
</tr>
</thead>
<tbody>
<tr>
<td>Number of Slices</td>
<td>1792</td>
<td>1715</td>
</tr>
<tr>
<td>Number of Slice Flip Flops</td>
<td>3584</td>
<td>14</td>
</tr>
<tr>
<td>Number of 4 Input LUTs</td>
<td>3584</td>
<td>3202</td>
</tr>
<tr>
<td>Number of Bonded IOBs</td>
<td>68</td>
<td>28</td>
</tr>
<tr>
<td>Number of GCLKs</td>
<td>24</td>
<td>1</td>
</tr>
</tbody>
</table>

2783
3.3 Device utilization of single and dual chamber pacemaker

3.4 Timing analysis of single and dual chamber pacemaker

<table>
<thead>
<tr>
<th>Time &amp; Frequency Analysis</th>
<th>Single Chamber Pacemaker</th>
<th>Dual Chamber Pacemaker</th>
</tr>
</thead>
<tbody>
<tr>
<td>Minimum Period</td>
<td>3.867ns</td>
<td>3.842ns</td>
</tr>
<tr>
<td>Maximum Frequency</td>
<td>258.632mhz</td>
<td>260.276mhz</td>
</tr>
<tr>
<td>Minimum Input Arrival</td>
<td>2.109ns</td>
<td>12.309ns</td>
</tr>
<tr>
<td>Time Before Clock</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Maximum Output Required</td>
<td>21.241ns</td>
<td>15.225ns</td>
</tr>
<tr>
<td>Time After Clock</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

3.5 Power analysis of single and dual chamber pacemaker

<table>
<thead>
<tr>
<th>Supply Power</th>
<th>Single Chamber Pacemaker</th>
<th>Dual Chamber Pacemaker</th>
</tr>
</thead>
<tbody>
<tr>
<td>Dynamic</td>
<td>0.001</td>
<td>0.004</td>
</tr>
<tr>
<td>Quiescent</td>
<td>0.022</td>
<td>0.021</td>
</tr>
<tr>
<td>Total</td>
<td>0.023</td>
<td>0.025</td>
</tr>
</tbody>
</table>

4. Conclusion

The single and dual chamber pacemaker is designed in verilog-HDL. The Simulation is done with Modelsim simulator and also implemented on Xilinx FPGA Spartan 3A(XC3S200A-5FG256).The Simulation & implementation results show that the designed pacemaker is working properly with all the heart beats from 35-125bpm.

5. Future Scope

Single and dual chamber pacemaker can be implemented to verify various modes like VVI mode, DDI mode and DDTR mode.

6. Acknowledgement

The authors would like to thank Nitte Meenakshi Institute of Technology for providing the lab time and resources and the necessary support and coordination.

References

[1] WILLIAM BATSFORD “Pacemakers and Anti-tachycardia Devices” M.D. chapter 26
[5] Jason McMullan, Matthew Valento, Mehran Attari, Arvind Venkat “Review article: Care of the pacemaker/implantable cardioverter defibrillator patient in the ED (emergency department)”
[6] Taolue Chen Marco Diciolla Marta Kwiatkowska Alexandru Mereacre “Quantitative Verification of Implantable Cardiac Pacemakers”


[10] Silveria, Denis Flandre “A 110na pacemaker sensing channel in cmos on silicon on insulator Femondo”


Author Profile

Roopa T received her Bachelor of Engineering degree from University Visvesvaraya College of Engineering, Bangalore, Karnataka, in the year 2009. She is currently pursuing Master of Technology in Nitte Meenakshi Institute of Technology, Bangalore; affiliated to Vishweshwariah Technological University, Belgaum. Her research of interest is VLSI.

Mrs. Manjula B. M. graduated from Mangalore University in 2000. She has completed her M. Tech. in 2007 from Vishweshwariah Technological University, Belgaum and currently working as an Asst. Professor in ECE Dept, Nitte Meenakshi Institute of Technology, Yelahanka, Bangalore. Her research interest is Biomedical Signal Processing.

Dr. Chirag Sharma graduated from Maharaja Sayajirao University, Vadodara, in June 2001. He has completed his M.S at Utah State University, USA in 2003 and Ph.D. from University of Utah in 2009. He worked as Staff Design Engineer at Cypress Semiconductors, USA. Currently he is working as Professor in ECE Dept, Nitte Meenakshi Institute of Technology, Yelahanka, Bangalore. His research interests include low-power and Fault-Tolerant VLSI Design.

Volume 3 Issue 6, June 2014

www.ijsr.net

Licensed Under Creative Commons Attribution CC BY

Paper ID: 28061401

2785