

Table 1: Apc Words For Different Input Values

Input, X	product values	Input, X	product values	address $x'_3x'_2x'_1x'_0$	APC words
00001	A	11111	31A	1 1 1 1	15A
00010	2A	11110	30A	1 1 1 0	14A
00011	3A	11101	29A	1 1 0 1	13A
00100	4A	11100	28A	1 1 0 0	12A
00101	5A	11011	27A	1 0 1 1	11A
00110	6A	11010	26A	1 0 1 0	10A
00111	7A	11001	25A	1 0 0 1	9A
01000	8A	11000	24A	1 0 0 0	8A
01001	9A	10111	23A	0 1 1 1	7A
01010	10A	10110	22A	0 1 1 0	6A
01011	11A	10101	21A	0 1 0 1	5A
01100	12A	10100	20A	0 1 0 0	4A
01101	13A	10011	19A	0 0 1 1	3A
01110	14A	10010	18A	0 0 1 0	2A
01111	15A	10001	17A	0 0 0 1	A
10000	16A	10000	16A	0 0 0 0	0

B. Modified OMS for LUT Optimization

Then the multiplication of size L , of any binary word X , with a fixed coefficient A , instead of storing all the $2L$ possible values of $C = A \cdot X$, the odd multiples of A may be stored in the LUT only $(2L/2)$ words, while the left-shift operations of one of those odd multiples [8], by all the even multiplies of A could be derived.

Table 2: Oms-Based Design Of The Lut Of Apc Words

Input, X	Product values	Input, X	Product values	Address $x_3x_2x_1x_0$	APC words
00001	A	11111	31A	1111	15A
00010	2A	11110	30A	1110	14A
00011	3A	11101	29A	1101	13A
00100	4A	11101	28A	1100	12A
00101	5A	11100	27A	1011	11A
00110	6A	11011	26A	1010	10A
00111	7A	11010	25A	1001	9A
01000	8A	11001	24A	1000	8A
01001	9A	11000	23A	0111	7A
01010	10A	10111	22A	0110	6A
01011	11A	10110	21A	0101	5A
01100	12A	10101	20A	0100	4A
01101	13A	10100	19A	0011	3A
01110	14A	10010	18A	0010	2A
01111	15A	10001	17A	0001	A
10000	16A	10000	16A	0000	0

In Table II, we have shown that, at eight memory locations, the eight odd multiples, $A \times (2i + 1)$ are stored as P_i , for $i = 0, 1, 2, \dots, 7$. The left-shift operations of A , then the even multiples $2A, 4A$, and $8A$ are derived. Similarly, left shifting $3A$ then the $6A$ and $12A$ are derived, while left shifting $5A$ and $7A$, then the $10A$ and $14A$ are derived. A barrel shifter for producing a maximum of three left shifts could be used to derive all the even multiples of A . It may be seen from Tables II and III that the 5-bit input word X can be mapped into a 4-bit LUT address ($d_3d_2d_1d_0$), by a simple set of mapping relations $d_i = x^{i+1}$, for $i = 0, 1, 2$ and $d_3 = x_0$ where $X'' = (x_3x_2x_1x_0)$ is generated by shifting-out all

the leading zeros of X_0 by an arithmetic right shift followed by address mapping.

$$X'' = \begin{cases} Y_L, & \text{if } x_4 = 1 \\ Y'_L, & \text{if } x_4 = 0 \end{cases}$$

where Y_L and Y'_L are derived by circularly shifting-out all the leading zeros of XL and X_L , respectively.

Table 3: Reduced Apc-Oms Address

Input X $x_3x_2x_1x_0$	Product value	# of shifts	Shifted input, X'	Stored APC word	Address $d_3d_2d_1d_0$
0001	A	0	0001	P0=A	0000
0010	2xA	1			
0100	4xA	2			
1000	8xA	3			
0011	3A	0	0011	P1=3A	0001
0110	2x3A	1			
1100	4x3A	2			
0101	5A	0	0101	P2=5A	0010
1010	2x5A	1			
0111	7A	0	0111	P3=7A	0011
1110	2x7A	1			
1001	9A	0			
1011	11A	0	1011	P5=11A	0101
1101	13A	0	1101	P6=13A	0110
1111	15A	0	1111	P7=15A	0111

Flow Summary

Flow Status	Successful - Wed Nov 05 12:40:06 2014
Quartus II Version	9.0 Build 132 02/25/2009 SJ Web Edition
Revision Name	UIY
Top-level Entity Name	APC_FIR_TOP
Family	Cyclone III
Met timing requirements	N/A
Total logic elements	736 / 5,136 (14 %)
Total combinational functions	720 / 5,136 (14 %)
Dedicated logic registers	289 / 5,136 (6 %)
Total registers	289
Total pins	43 / 183 (23 %)
Total virtual pins	0
Total memory bits	0 / 423,936 (0 %)
Embedded Multiplier 9-bit elements	46 / 46 (100 %)
Total PLLs	0 / 2 (0 %)
Device	EP3C5F256C6
Timing Models	Final

Figure 9: Area analyzer summary




Figure 10: Snapshots of the output waveform

Then the above simulation output is the high accuracy of the input signal.

4. Simulation Results

Simulations have been performed using Modelsim 6.4a Simulation tool technology in. Fig.10 shows the input and output waveform results for proposed APC-OMS technique. Fig.9. shows the area analyzer summary. Proposed APC-OMS provide good accuracy of the input signal. The results of this proposed design reduced the LUT size into third-fourth of the conventional LUT size. By this we can clearly decide that the proposed circuit can have lower area overhead than the other conventional circuits. From the results, it is clear that the proposed circuit can have very less power.

5. Conclusion and Future Work

Analyzing the APC-OMS FIR architecture and performance, this paper presents a new architecture for the LUT. The proposed architecture applies the main concept of the basic APC-OMS technique in implementing the MAC unit and at the same time has many advantages over its basic architecture. The results obtained in the proposed architecture, the LUT size is reduced to Third-Fourth. The proposed architecture can be easily used to implement high order FIR filters e.g. 20-tap with different coefficients wordlength without suffering from large LUT construction and with low hardware complexity needed for the design. The future work is to perform a VLSI implementation of FIR filter for ultra wideband communications.

References

- [1] Chang C.H, Jong C.C and Xu.F (2007) "Design of Low-Complexity FIR Filters Based on Signed-Powers-of-two Coefficients With Reusable Common Subexpression",

IEEE a Transaction on Very Large Scale Integration(VLSI) Syst.,Vol.26,no.10.,pp 1898-1907.

- [2] Cowan C.F.N, Ting L.K and Woods.R (2005) "Virtex FPGA implementation of a pipelined adaptive LMS predictor for electronic support measures receivers", IEEE Transaction on Very Large Scale Integration(VLSI) Syst.,Vol.13.no.1.pp.86-99.
- [3] Feng W.S and Van L.D (2001) "An efficient systolic architecture for the DLMS adaptive filter and its applications", IEEE Transaction on Circuits Syst.II,Analog Digital Signal Process.,Vol.48,no.4,pp 359-366.
- [4] Haykin.S and Widrow.B(2003) Least -Mean-Square Adaptive Filters., Hoboken, NJ, USA: Wiley.
- [5] Ling .F, Long.G and Proakis J.G(1992) "Corrections to 'The LMS algorithm with delayed coefficient adaptation",IEEE Transaction on Signal Process., vol.40,no.1, pp. 230-232.
- [6] Maheshwari .M and Meher P.K (2011) "A high-speed FIR adaptive filter architecture using a modified delayed LMS algorithm",IEEE International Symposium on Circuits System., pp 121-124.
- [7] Meher P.K and Park S.Y (2011) "Low adaptation-delay LMS adaptive filter part-I: Introducing a novel multiplication cell", IEEE International Midwest Symposium on Circuits System., pp 1-4.
- [8] Pramod Kumar Meher (2010) "Novel Input Coding Technique for High-Precision LUT-Based Multiplication for DSP Applications", IEEE Transaction on Embedded System, IEEE/IFIP International Conference on Very Large Scale Integration (VLSI) and System-On-Chip (SOC)., pp 201-206.
- [9] Pramod Kumar Meher and Sang Yoon Park (2014)"Area-Delay-Power Efficient Fixed-Point LMS Adaptive Filter With Low Adaptation-Delay", IEEE Transaction on Very Large Scale Integration (VLSI) Syst.,Vol.22,no.2,pp 362-371.
- [10] Stearns S.D and Widrow .B (1985) Adaptive Signal Processing ,Englewood Cliffs, NJ, USA: Prentice-Hall.
- [11] Tang Bin, Wang Sen and Zhu Jun (2006) "Distributed Arithmetic for FIR Filter Design on FPGA", IEEE International Symposium on Signal Processing and Information Technology., pp 248-252.