

- [4] Mehrdad Nourani, "Low-transition test pattern generation for BIST- Based Applications", IEEE TRANSACTIONS ON COMPUTERS, Vol 57, No.3, March 2008.
- [5] BOYE and Tian-Wang Li, "A novel BIST scheme for low power testing," 2010 IEEE.
- [6] R.S.Katti, X.Y.Ruan, and H.Khattri, "Multiple-Output Low-Power Linear feedback shift register design," IEEE Trans.circuitsSyst.I, Vol.53, No.7, pp-1487-1495, July 2006.
- [7] P.Girard, L.Guiller, C.Landrault, S.Pravossoudovitch, and H.J.Wunderlich, "A modified clock scheme for a low power BIST test pattern generator," 19th IEEE proc. VLSI test Symp., CA, pp-306-311, Apr-May 2001.
- [8] S.Wang and S.K.Gupta, "DS-LFSR: a BIST TPG for low switching activity," IEEE Trans.computer-aided design of Integrated circuits and Systems, Vol. 21, No.7, pp.842-851, July 2002.
- [9] I.Voyiatzis, A.paschalis, D.Nikolos and C.Halatsis, "An efficient built-in self test method for robust path delay fault testing," Journal of electronic testing: Theory and applications Vol.8, No.2, pp-219-222, Apr-1996.
- [10] S.C.Lei, J.Guo, L.Cao, Z.Ye.Liu, and X.M.Wang, "SACSR: A low power BIST method for sequential circuits, Academic Journal of XI'AN jiaotong university(English Edition), Vol.20, no.3, pp.155-159, 2008.
- [11] R.H.He, X.W.Li and Y.Z.Gong, "A scheme for low power BIST test pattern generator," micro electronics & computer, no.2, pp.36-39 Feb.2003.
- [12] S.C. Lei, X.Y.Hou, Z.B.Shao and F.Liang, "A class of SIC circuits: theory and application in BIST design," IEEE trans. circuits syst. II, vol.55, no.2, pp.161-165, Feb.2008.
- [13] Sabir Hussain, K Padma Priya, "Test Pattern Generator (TPG) for Low Power Logic Built In Self Test (BIST)" International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering, Vol. 2, Issue 4, April 2013.
- [14] R. Madhusudhanan and R.Balarani, "A BIST TPG for Low Power Dissipation and High Fault Coverage", International journal of mc square scientific research, Vol 1, June 2009.

Author Profile



Nelli Shireesha is a student pursuing post graduation. She has completed B.Tech (ECE) from Sree Chaitanya College of Engineering, at Thimmapoor, Karimnagar (2008-2012). she is Currently Pursuing M.Tech (Embedded systems) from SR Engineering College at Hasanparthy, Warangal (2012-2014).



Katakam Divya is working as an Assistant professor in Department of ECE at SR Engineering College, Hasanparthy, Warangal. She has completed B.Tech (ECE) from Jayamukhi institute of technological sciences, at Narsampet, Warangal in 2009 and M.Tech (Embedded Systems) from SR Engineering College, at Hasanparthy, Warangal in 2011.