Design and Analysis of Low Power Implicit Pulse Triggered Flip-Flops

K. Lovaraju¹, K. Rajendra Prasad²

¹PG Scholar, Department of ECE, Pydah College of Engineering and Technology, Visakhapatnam, Andhra Pradesh, India
²Assistant Professor, Department of ECE, Pydah College of Engineering and Technology, Visakhapatnam, Andhra Pradesh, India

Abstract: In this paper, a novel low-power pulse-triggered flip-flop (P-FF) design is presented. Pulse-triggered FF (P-FF) has been considered as a popular alternative to the conventional master–slave based FF in the applications of high speed. In particular, digital designs now-a-days often adopt intensive pipelining techniques and employ many FF-rich Modules. It is also estimated that the power consumption of the clock system, which consists of clock distribution networks and storage elements, is as high as 20%–45% of the total system power. First, the pulse generation control logic, an AND function, is removed from the critical path to facilitate a faster discharge operation. A simple two-transistor AND gate design is used to reduce the circuit complexity. Second, a conditional pulse-enhancement technique is devised to speed up the discharge along the critical path only when needed. As a result, transistor sizes in delay inverter and pulse-generation circuit can be reduced for power saving. The simulations are done using Microwind & DSCH analysis software tools. Our proposed system simulations are done under 50nm technology and the results are compared with other conventional flip-flops. Hence, our proposed system is showing better output than the other flip-flops.

Keywords: DSCH, Flip-Flop, low power, Microwind, Pulse triggered

1. Introduction

Flip-flops (FFs) are the basic storage elements used extensively in all kinds of digital designs. In particular, digital designs now-a-days often adopt intensive pipelining techniques and employ many FF-rich modules. It is also estimated that the power consumption of the clock system, which consists of clock distribution networks and storage elements, is as high as 20%–45% of the total system power. Traditional master-slave flip-flops are made up of two stages, one master and one slave and they are characterized by their hard-edge property. Alternatively, pulse-triggered flip-flops reduce the two stages into one stage and are characterized by the soft edge property. Pulse-triggered FF (P-FF) has been considered a popular alternative to the conventional master–slave based FF in the applications of high-speed operations. Besides the speed advantage, its circuits simplicity is also beneficial to lowering the power consumption of the clock tree system. The circuit complexity of a P-FF is simplified since only one latch, as opposed to two used in conventional master–slave configuration, is needed. P-FFs also allow time borrowing across clock cycle boundaries and feature a zero or even negative setup time.

Depending on the method of pulse generation, P-FF designs can be classified as implicit or explicit. In an implicit-type P-FF, the pulse generator is a built-in logic of the latch design and no explicit pulse signals are generated. In an explicit-type PFF, the designs of pulse generator and latch are separate. Implicit pulse generation is often considered to be more power efficient than explicit pulse generation.

In this paper, we are presenting a new type of implicit P-FF with reduced number of transistors which will reduce the overall power area as well as delay.

2. Analysis of Conventional Implicit-Type P-FF Designs

A. Implicit Data Close to Output (Ip-DCO)

Ip-DCO is known as the implicit data close to output. It is an implicit type flip-flop. In this method the pulse is generated inside the flip-flop. A state-of-the-art P-FF design, named ip-DCO, is given in Fig.1. It contains an AND logic-based pulse generator and a semi-dynamic structured latch design. Semi-Dynamic Flip-Flop is a high performance flip-flop because of its small delay and simple topology. It is measured to be one of fastest flip-flops today. The pulse generator takes complementary and delay skewed clock signals to generate a transparent window equal in size to the delay by inverters I1-I3. Two practical problems exist in this design. First, during the rising edge, nMOS transistors N2 and N3 are turned on. If data remains high, node X will be discharged on every rising edge of the clock. This leads to a large switching power. The other problem is that node controls two larger MOS transistors (P2 and N5). The large capacitive load to node causes speed and power performance degradation.

![Figure 1: Ip-DCO](image-url)
B. Master Hybrid Latch Level Triggered Flip-Flop (MHLLF)

The improved P-FF design, named Master Hybrid Latch Level Triggered Flip-flop (MHLLF) shown in fig 2, by employing a static latch structure. Node X is no longer pre-charged periodically by the clock signal. A weak pull-up transistor P1 controlled by the FF output signal Q is used to maintain the node X level at high when Q is zero. This design eliminates the unnecessary discharging problem at node X. However, it encounters a longer Data-to-Q (D-to-Q) delay during “0” to “1” transitions because node X is not pre-discharged. Larger transistors N3 and N4 are required to enhance the discharging capability. Another drawback of this design is that node X becomes floating when output Q and input Data both equal to “1”. Extra DC power emerges if node X is drifted from an intact “1”.

Figure 2: MHLLF

C. Single Ended Conditional Capture Energy Recovery (SCCER)

It is a refined low power P-FF design. SCCER based on a conditional discharged technique. In this design, a weak pull-up transistor P1 is used to reduce the load capacitance of node. The discharge path contains nMOS transistors N2 and N1 connected in series. In order to eliminate superfluous switching at node, an extra nMOS transistor N3 is employed. Since N3 is controlled by Q_fdbk, no discharge occurs if input data remains high. The worst case timing of this design occurs when input data is “1” and node is discharged through four transistors in series, i.e., N1 through N4, while combating with the pull up transistor P1. A powerful pull-down circuitry is thus needed to ensure node can be properly discharged. This implies wider N1 and N2 transistors and a longer delay from the delay inverter I1 to widen the discharge pulse width.

Figure 3: SCCER

D. P-FF with Pulse Control Scheme

This P-FF adopts two measures to overcome the problems associated with existing P-FF designs. The first one is reducing the number of nMOS transistors stacked in the discharging path. The second one is supporting a mechanism to conditionally enhance the pull down strength when the input data is “1.” As opposed to the transistor stacking design in Fig. 1 and Fig. 3, transistor N2 is removed from the discharging path. Transistor N2, in conjunction with an additional transistor N3, forms a two-input pass transistor logic (PTL)-based AND gate to control the discharge of transistor N1.

Since the two inputs to the AND logic are mostly complementary (except during the transition edges of the clock), the output node Z is kept at zero most of the time. When both input signals equal to “0” (during the falling edges of the clock), temporary floating at node Z is basically harmless. At the rising edges of the clock, both transistors N2 and N3 are turned on and collaborate to pass a weak logic high to node Z, which then turns on transistor N1 by a time span defined by the delay inverter I1. The switching power at node Z can be reduced due to a diminished voltage swing. Unlike the MHLLF design, where the discharge control signal is driven by a single transistor, parallel conduction of two nMOS transistors (N2 and N3) speeds up the operations of pulse generation. With this design measure, the number of stacked transistors along the discharging path is reduced and the sizes of transistors N1-N5 can be reduced also. In this design, the longest discharging path is formed when input data is “1” while the Qbar output is “1.” To enhance the discharging under this condition, transistor P3 is added. Transistor P3 is normally turned off because node X is pulled high most of the time. This provides additional boost to node Z (from VDD_VTH to VDD). The generated pulse is taller, which enhances the pull-down strength of transistor N1. After the rising edge of the clock, the delay inverter I1 drives node Z back to zero through transistor N3 to shut down the discharging path.

E. Our Proposed FF Design

By using the Transistor switching logic only we are designing this circuit so it will be consuming only less
power when compared to all other circuits. As well as we are having only 8 Transistors including the not gates also. So we will be having much reduced power and area when compared to the other two designs. At the same time due to the reduced no of transistor count we can reduce the delay oriented things also. Thus we are reducing the overall switching delay and power, area consumption.

The figure 5 shows the proposed FF in DSCH. The Layout design of the proposed new flip-flop is shown in the figure 6. The graph (fig 7) represents the input & output characteristics of our proposed system from that we can clearly understand how it works. There is some nanoseconds delay is there even though it is a negligible amount only. Those delays can be further reduced by reducing the sizes of the transistor we are using in this circuit. Or by reducing the nanometer technology also we can reduce the power constraints. The Power consumption characteristics are also shown below in figure 8.

3. Conclusion

In this Paper we proposed a new flip flop design which has only 10 transistors, shows much less power & Area constraints than the other existing Flip-Flop designs. As well as the Proposed design will be having very less clock delay when compared to all other circuits. Thus our proposed system is having very less power and area constraints which will lead to improvement in the case implementation in future mobile devices. This can be much suitable for application of battery oriented operation for less power and area. In future we can add some other leakage reduction techniques and the power can be further reduced.

4. Acknowledgment

The authors thank the Management, the Principal and the Department of ECE of PYDAH College of Engineering and Technology, Visakhapatnam, Andhra Pradesh, India for providing excellent computing facilities and encouragement.

References


Author Profile

K. Lovaraju received the Bachelor of Technology degree in Electronics and Communication Engineering from Jawaharlal Nehru Technological University, Kakinada, Andhra Pradesh, India in 2010. He is Master of Technology degree from the Department of VLSI Design, at of Pydah College of Engineering and Technology, Visakhapatnam, Andhra Pradesh, India. His areas of interest include digital electronics and Low Power VLSI design currently pursuing.

K. Rajendra Prasad received the Bachelor of Technology degree in Electronics and Communication Engineering from Jawaharlal Nehru Technological University, Kakinada, Andhra Pradesh, India in 2009. He awarded Master of Technology degree from the Department of Electronics Communication Engineering from Jawaharlal Nehru Technological University, Kakinada, Andhra Pradesh, India in 2011. Present he is working as an Asst. Professor in Pydah College of Engineering and Technology, Visakhapatnam, Andhra Pradesh, India. His areas of interest include Microprocessors, Signal Processing, Image Processing and Low Power VLSI design.