

A Novel Current Sensor Design for Enhanced IDDQ Testing in CMOS Circuits

Yasser A. Ahmed

Department of Computer Engineering, College of Computer, Qassim University, Buraydah, Saudi Arabia

Email: [hsanien\[at\]qu.edu.sa](mailto:hsanien[at]qu.edu.sa)

Abstract: This paper introduces a novel current sensor design aimed at improving IDDQ testing accuracy in modern low-power semiconductor technologies. Building on earlier measurement techniques, the proposed sensor distinguishes fault-induced currents from background leakage by analyzing their phase behavior under AC perturbation. The design enables enhanced fault discrimination while offering flexibility for integration either on-chip or off-chip. Analytical derivations and SPICE-based simulations, utilizing 0.8 μm BICMOS technology, confirm the sensor's capability to detect subtle current anomalies. These findings contribute to improved reliability in integrated circuit testing, particularly as device miniaturization amplifies leakage challenges.

Keywords: IDDQ testing, current sensor, leakage current, fault detection, IC reliability

1. Introduction

IDDQ testing measures the quiescent supply current (IDDQ) of an integrated circuit (IC) when it is in a static, non-switching state. Compared with traditional digital functional tests, IDDQ testing offers several key advantages: it can detect physical defects, such as gate oxide shorts and bridging faults, that may not manifest in logic output errors; it requires small and simple test vectors, reducing test generation effort; and because the quiescent current of a defect-free CMOS circuit is very low, even slight increases can be detected with high confidence, offering enhanced fault coverage beyond logic testing alone. This research is significant for improving the precision of fault detection in low-power ICs, especially in the context of rising leakage currents in submicron technologies.

IDDQ tests are often faster and computationally simpler than exhaustive vector testing, as they focus only on supply current measurement without the need to observe internal nodes. The core challenge of IDDQ testing lies in accurately measuring extremely low currents amidst background leakage and process variations, especially in deep-submicron CMOS technologies where leakage currents have increased. [4], [5], [6], [7]

In this paper we introduce current monitor design based on the new approach discussed in [1][2] who introduced a measurement methodology to distinguish fault-induced current from normal leakage during IC testing, an increasingly critical issue as technology scales. This technique enhances current sensing reliability by analyzing fault vs. leakage characteristics, which is essential for accurate IDDQ testing in modern low-power processes.

2. Current Monitor

The current monitor in Figure 1 measures the phase relationship between the current signal and the introduced AC component at the power supply

The current monitor in (Fig. 1) provides a measurement of the

phase of I_{GND} with respect to the introduced AC part at the power supply. This circuit detects the phase of I_{GND} by the multiplication of I_{GND} with another AC signal that has the same frequency and phase as that of the AC signal introduced at the power supply. The output of the circuit ($V_{o1}-V_{o2}$) always has no dc component unless there is an error in the circuit. Which means the existence of a component of I_{GND} at frequency ω in-phase with the AC component of the power supply when there is faults in the circuit.




Figure 1: Current Monitor

Analysis of the Current Monitor

As shown in Fig.1, the circuit is mainly composed of two parts; current mirror and emitter coupled pair [3]

2.1 The current mirror

The emitter-coupled pair is analyzed based on the following Assumptions-

Identical transistors Q1, Q2

The collector currents of the transistors are independent of their collector-emitter voltages [3]

Since Q1 and Q2 have the same base Emitter voltage, their collector current are equal

$$I_{C(Q1)} = I_{C(Q2)} \quad (1)$$

$$I_{GND} - I_{C1} - 2 \frac{I_{C1}}{\beta f} = 0$$

$$\text{Thus, } I_{C1} = \frac{I_{(GND)}}{1 + \frac{2}{\beta f}} = I_{C2}$$

If βf is large, I_{C2} is nearly equal to I_{GND}

$$I_{C2} \cong I_{GND} \quad (4)$$

Emitter Coupled Pair

The analysis of the emitter coupled pair is based on the following Assumptions-

- i) Identical transistors Q3, Q4, therefore $I_{S3} = I_{S4}$ (5)
- ii) Base, emitter and collector resistance's of each transistor is negligible

Output resistance of each transistor is infinite.

From Kirchhoff voltage law

$$V_{i1} - V_{be3} + V_{be4} - V_{i2} = 0 \quad (6)$$

From Ebers-Moll equations, assuming $V_{be3}, V_{be4} \gg V_t$

$$V_{be3} = V_t \times \ln\left(\frac{I_{C3}}{I_{S3}}\right) \quad (7)$$

$$V_{be4} = V_t \times \ln\left(\frac{I_{C4}}{I_{S4}}\right) \quad (8)$$

$$\frac{I_{C3}}{I_{C4}} = \exp\left(\frac{V_{i1} - V_{i2}}{V_t}\right) = \exp\left(\frac{V_{id}}{V_t}\right) \quad (9)$$

Where $V_{id} = V_{i1} - V_{i2}$

The node eq. at the emitter of the transistors is given by

$$-(I_{C3} + I_{C4}) = I_{GND} = \frac{I_{C3} + I_{C4}}{\alpha f} \quad (10)$$

$$I_{C3} = \frac{\alpha f \times I_{(GND)}}{1 + \exp\left(\frac{-V_{id}}{V_t}\right)} \quad (11)$$

$$I_{C4} = \frac{\alpha f \times I_{(GND)}}{1 + \exp\left(\frac{V_{id}}{V_t}\right)} \quad (12)$$

$$V_{o1} = V_{CC} - I_{C3} \times R_c \quad (13)$$

$$V_{o2} = V_{CC} - I_{C4} \times R_c \quad (14)$$

$$V_{od} = V_{o1} - V_{o2} = \alpha f \times I_{GND} \times R_c \times \tan\left(\frac{-V_{id}}{2V_t}\right) \quad (15)$$

--
for $V_{id} \ll 2V_t$ we get a linear relation:

$$V_{od} = \alpha f \times I_{GND} \times R_c \times \left(\frac{-V_{id}}{2V_t}\right) \quad (16)$$

As such V_{od} is proportional to the multiplication of V_{id} and I_{GND}

3. Simulation Results

We illustrate the Spice simulation results of the current sensor connected with the circuit under test (as shown in Figure 2) using 0.8 μ BICMOS technology

$$\text{We assume that } V_{DD} = 5 + \sin(2\pi \times 100 \times 10^6 t) \quad (17)$$

The inputs of the differential pair are given by

$$V_{i1} = 1.5 + 0.01 \sin(2\pi \times 100 \times 10^6 t), V_{i2} = 1.5 \quad (18)$$

$$\text{i.e. } V_{id} = 0.01 V \ll 2V_t$$

$$V_{i2} = b$$

The size of NMOS and PMOS transistors are $2\lambda \times 2\lambda$ (minimum size).

The fault is modeled as a 100-ohm resistor between the drain and source of M2 between the drain and the source of M2.

The following symbols are used in the simulation results:-

$V_{(vin)}$ is the input of the inverter V_{in} .

$V(1)$ is the output of the inverter V_{out}

$(V_{o1} - V_{o2})$ is the output of the emitter coupled pair




Figure 2: Current monitor is connected with three inverters

The following figure 3 illustrates the dc part in the Fourier transform of the output of different values of Error. The dc remains constant in the part where the transistor m1 in the saturation region. After that (when m1 is in linear region), the greater Error, the small the dc value will be.




Figure 3: DC of Fourier transform of V_o for different values of Error

4. Conclusion

This study presents an innovative current sensor architecture based on methodologies from reference [2] and designed to improve the discrimination between fault-induced and

leakage currents during IC testing. The proposed sensor enhances measurement accuracy by analyzing the unique characteristics of these currents, which is vital for effective IDDQ testing in advanced low-power semiconductor technologies. Analytical evaluations and SPICE simulations validate the sensor's functionality, indicating its potential for implementation either on-chip or off-chip. The results demonstrate that this approach offers a significant advancement in fault detection capabilities within modern IC testing frameworks. Future research may explore sensor optimization for smaller process nodes or higher frequency ranges.

References

- [1] New Current Sensor for Quiescent Current Testing, Yasser Ahmed, I Alkhatib, 2019, SoutheastCon.
- [2] CMOS Testing: Differentiating Fault Current from Leakage Current Using AC Components, Yasser Ahmed, March 2025, International Journal of Science and Research (IJSR) 14(3):1029-1032, DOI:10.21275/SR25323004629
- [3] A. Sedra and K. C. Smith, Microelectronic Circuits, 8th ed., Oxford Univ. Press, 2024.
- [4] A. Arabi, M. Ayad, M. Benziane, N. Bourouba, and A. Belaout, "Fault Coverage Improvement of CMOS Analog Circuits Using Supply Current Testing Method," Electronics, vol. 27, no. 1, pp. 9–17, 2023.
- [5] C.L.Hsu, M.H.Ho, and C.F.Lin, "Novel built-in current-sensor-based IDDQ testing scheme for CMOS integrated circuits," IEEE Transactions on Instrumentation and Measurement, vol. 58, no. 7, pp. 2196–2208, Jul. 2009.
- [6] [M. Kaur and J. Kaur, "IDDQ Testing of Low Voltage CMOS Operational Trans conductance Amplifier," Int. J. Electr. Comput. Eng., vol. 8, no. 3, pp. 1467–1477, 2018.
- [7] S. Karimpour et al., "Direct Current to Digital Converter (DIDC): A Current Sensor," Sensors, vol. 24, no. 21, Art. no. 6789, Oct. 2024. doi:10.3390/s24216789.

Author Profile

Yasser Ahmed received the B.S. and M.S. degrees in Electrical Engineering from Cairo University 1993 and 1996, respectively. He received his Ph.D. from Rennes University, France 2002.