

# CMOS Testing: Differentiating Fault Current from Leakage Current Using AC Components

Yasser A. Ahmed

Department of Computer Engineering,  
College of Computer, Qassim University  
Saudi Arabia  
Email: [hsanien@qu.edu.sa](mailto:hsanien@qu.edu.sa)

**Abstract:** As integrated circuit technology advances, distinguishing fault currents from leakage currents in CMOS testing becomes increasingly challenging. Traditional  $I_{DDQ}$  testing effectively identifies major defects but struggles to separate normal leakage from fault-induced currents, often lengthening test times. This study validates a novel approach from [1] that uses the AC components of current to detect faults, enhancing testing throughput. Through simulation, we demonstrate that this method overcomes limitations of conventional techniques by isolating fault currents with minimal delay, offering a practical solution for submicron CMOS circuits.

**Keywords:** current testing, IC testing, physical defects, test vectors, fault detection

## 1. Introduction

The predominant benefit of Complementary Metal-Oxide-Semiconductor (CMOS) digital circuits resides in their minimal power consumption, which results from the deployment of p-channel and n-channel MOSFET pairs. Under normal conditions, power consumption is minimal, with current flowing mainly during transitions. Nevertheless, faulty circuits consistently affect the anticipated quiescent drain current ( $I_{DDQ}$ ), highlighting the importance of conducting  $I_{DDQ}$  testing as a robust methodology for evaluating the integrity of digital CMOS integrated circuits.

$I_{DDQ}$  testing not only aids in the detection of physical anomalies but also offers a cost-efficient strategy, thereby solidifying its integration as a fundamental aspect of voltage-based testing frameworks. While  $I_{DDQ}$  serves as an auxiliary diagnostic mechanism, it cannot replace traditional testing approaches, as it does not assess the operational performance of the circuit [2].

The types of defects detectable through of  $I_{DDQ}$  testing include node bridges, gate oxide shorts, leaky pn junctions, punch-through (drain-to-source leakage), and parasitic leaks. These defects may be categorized as either pattern-sensitive or pattern-insensitive [2, 3, 4]. Notably, of  $I_{DDQ}$  test vectors do not require fault propagation to the output, which reduces the complexity and effort associated with traditional voltage testing approaches [5].

In submicron technologies, weak inversion current emerges as a predominant contributor to transistor leakage, exhibiting an exponential dependence on both the transistor threshold voltage ( $V_{TH}$ ) and temperature. This leakage current escalates with reductions in  $V_{TH}$  and/or increases in temperature. When the drain-source voltage ( $V_{DS}$ ) significantly exceeds the thermal voltage ( $\Phi_t$ ), defined as  $\Phi_t = kT/q$  (where  $q$  represents the electron charge,  $T$  denotes temperature, and  $k$  is Boltzmann's constant).

For submicron technologies, the weak inversion current is the main component of transistor leakage current which depends exponentially on the transistor threshold voltage  $V_{TH}$  and temperature. It increases as  $V_{TH}$  is reduced and/or the temperature is increased. If ( $V_{DS}$ ) the voltage drain source voltage is much larger than  $\Phi_t$  the thermal voltage ( $\Phi_t = kT/q$ , where  $q$  the electron charge,  $T$  the temperature and  $k$  is the constant of Boltzmann, the inversion current is:

$$I_{DS} = \frac{\mu C_{ox} W}{L_{eff}} (\eta - 1) \Phi_t^2 e^{(V_{GS} - V_{TH})/\eta \Phi_t} \quad (1)$$

Where  $\eta = 1 + C_{DEP}/C_{ox}$  with  $C_{DEP}$  the channel depletion capacitance,  $L_{eff}$  is the effective channel length,  $W$  is the width of transistor,  $\mu$  is mobility of the carrier and  $C_{ox}$  is the capacitance of gate oxide and [6], [7].

For the submicron technologies, one of the problems of  $I_{DDQ}$  testing is the variations of  $I_{DDQ}$  of an order of magnitude because of the significant variation of ( $L_{eff}$ ) and ( $V_{TH}$ ). A further challenge is elevated background current. Both will increase the difficulty to distinguish the defected  $I_{DDQ}$  from the process variation. [8]

On the other hand, the determination of the threshold for pass/fail reference necessitates execution prior to the implementation of the  $I_{DDQ}$  test measurement. The sampling of several integrated circuits (ICs) represents an acceptable empirical approach to acquire the threshold value. An alternative methodology involves simulation to quantify the defective current [4], [9]. This procedure is pivotal, as it has the potential to result in the rejection of functional devices or the acceptance of non-functional devices.

## 2. $I_{DDQ}$ Testing Time Requirements

The duration required for precise measurement acquisition is extended. Sufficient temporal allowance must be allocated for the attenuation of transient currents within the power supply and for the adequate drift of floating nodes to initiate current flow. For instance, a floating node exhibiting 1-pF capacitance may require in excess of 50 milliseconds to

transition from 3V to 5V. The economic considerations associated with testing impose constraints on the duration permissible for a singular measurement, alongside the quantity of measurements that can be executed; conventionally, 1 second of testing duration is regarded as excessive. Within such constraining conditions, the fault coverage achieved through  $I_{DQ}$  testing with respect to specific open faults can be significantly diminished. Furthermore, there exist numerous open faults, such as those associated with power supply or drain contact interruptions, which may remain completely undetected. [10], [11], [12].

The  $I_{DQ}$  (comprising its transient element) is measured at the end of the specified clock cycle, and it is required to be of lesser magnitude than the minimum anomalous current induced by the existing defect. Consequently, the establishment of an accurate threshold constitutes a critical procedure for identifying the defects through conventional  $I_{DQ}$  methodologies. Numerous factors generate substantial noise within the current testing protocol, which culminates in restricted attainable resolution and a relatively low operational frequency. A multitude of investigative studies scrutinizes techniques aimed at enhancing the discrimination between defective and non-defective  $I_{DQ}$  currents. The reduction of testing temperature, the application of back-biasing strategies, and the segmentation of power source circuits exemplify well-documented methodologies for diminishing the quiescent current. [13], [14], [15], [16], [17], [18].


In this study, researchers aim to delineate the defective current from the quiescent current. A novel fault detection methodology is introduced, derived from the approach documented in reference [1]. This methodology provides a unique benefit: the defective current, which is perceived at the ground of the Circuit Under Test (CUT), exhibits an alternating current (AC) component that remains unobservable in the absence of anomalies. This outcome is accomplished by superimposing a minor sinusoidal signal onto the power supply, which does not perturb the steady-state ground current. Nonetheless, in circumstances where a defect establishes a conductive pathway between the voltage supply (VDD) and ground.

### 3. Contribution

The main contribution of the paper is to validate of the

advantages of the new current testing approach introduced in [1]. Using simulation, we verified the advantages of the novel approach of  $I_{DQ}$  testing discussed in [1] including the ability to differentiate the fault current from leakage current, while reducing the time needed for testing.

### 4. Fault Current Simulation



**Figure 1:** CMOS circuit with an AC component introduced at the power supply

#### 4.1 Example of defective circuit with a short

To illustrate the basic concepts of our approach, we consider the middle inverter of Figure 1.


An AC with frequency  $\omega$  is assumed to be superimposed on the power supply VDD.

We assume that the input signal ( $V_{in}$ ) of the inverter is coming from similar stage in the circuit and its output ( $V_o$ ) drives a similar inverter.

We model the fault by a resistance *Error*. For example, the source-drain fault in M2 is connected by *Error* as shown in Figure 1 as an example of the possible faults of the inverter. The MOSFET model used for simulation is 0.8  $\mu$  m BICMOS HSPICE model. [19]

For the show circuit, we have 4 cases to consider:

- Case 1. This stage has no fault and its input is low.
- Case 2. This stage has no fault and its input is high.
- Case 3. This stage has a fault and its input is low.
- Case 4. This stage has a fault and its input is high.



**Figure 2:** SPICE Simulation results of case 1

Volume 14 Issue 3, March 2025

Fully Refereed | Open Access | Double Blind Peer Reviewed Journal

[www.ijsr.net](http://www.ijsr.net)

#### 4.1.1 Case 1:

From the simulation results of case 1 shown in Figure 2, we observe that:

- The figure illustrates that  $I_{GND}$  has only a component at frequency  $\omega$
- $I_{GND}$  has a 90 degree phase shift with AC signal introduced at VDD
- There is no dc part of the output




Figure 3: SPICE Simulation results of case 2

#### 4.1.2 Case 2:

From the simulation results of case 2 shown in Figure 3, we observe that:

- $I_{GND}$  has only a component at frequency  $\omega$
- $I_{GND}$  has a 90 degree phase shift with AC signal introduced at VDD
- There is no dc part of the output




Figure 4: SPICE Simulation results of case 3

#### 4.1.3 Case3

From the simulation results shown in Figure 4. we conclude that:

- The figure illustrates that  $I_{GND}$  has only a component at frequency  $\omega$  with small amplitude (nA)
- $I_{GND}$  has a 90 degree phase shift with AC signal introduced at VDD
- There is no dc part of the output




Figure 5: SPICE Simulation of case 4

#### 4.1.4 Case 4:

From the simulation results of case 4 we observe that:

- $I_{GND}$  has three components at frequencies  $\omega$ ,  $2\omega$  and  $3\omega$ .
- There is dc part of  $I_{GND}$  which agrees with the expected results.

From simulation results we found that we can detect the error case by detecting one of the following:

- 1- The dc part of  $I_{GND}$  which is the traditional method.
- 2- The amplitude  $I_{GND}$  component at frequency of the AC part introduced at the power supply.
- 3- The amplitude of  $I_{GND}$  at higher harmonics ( $\omega$ )
- 4- A combination of the above methods.

The methods based on 2, 3 and 4 can run on-line at high speed which is an advantage over the traditional method (dc part of  $I_{GND}$ ). This advantage enables us to reduce the measuring delay time to minimum.

## 5.Conclusion

This study validates a novel current testing approach that leverages AC components to distinguish fault currents from leakage currents in CMOS circuits. Simulation results confirm its ability to enhance fault detection accuracy and reduce testing time, addressing key limitations of traditional  $I_{DDQ}$  methods. These findings suggest a practical step forward for submicron technology testing, with potential applications in improving throughput and reliability in IC manufacturing.

## References

- [1] Y. A. Ahmed and I. khateeb, "New Current Sensor for Quiescent Current Testing, " 2019 SoutheastCon, Huntsville, AL, USA, 2019, pp. 1-3, doi: 10.1109/SoutheastCon42311.2019.9020460.
- [2] F. Zarrinfarand R. Rajsuman, "Automated Iddq testing from CAD to manufacturing," in Proc. IEEE Int. Workshop on Iddq Testing", 1995, pp. 48-.56
- [3] A.Keshk, Y. Miura, K. Kinoshita, "IDDQ current dependency on test vector sand bridging resistance", in: Proceedings of the Asian Test Symposium(ATS), 1999.

- [4] S. Sabade, D. Walker, "On Comparison of NCR effectiveness with a reduced IDDQ vector set", in: Proceedings of the IEEE VLSI Test Symposium (VTS), 2004, pp.65–70.
- [5] P.C. Maxwell, J. R. Rearick, "A simulation-based method for estimating defect-free IDDQ", in: Proceedings of the IEEE International IDDQ Testing Workshop, 1997, pp.80–84.
- [6] A. Ferre, J. Figueras, "IDDQ Characterization in Submicron CMOS", International Test Symposium (ITC), 1997, pp. 136–145.
- [7] A. Keshavarzi, K. Roy, C.F. Hawkins, "Intrinsic Leakage in Low Power Deep Submicron CMOS ICs", International Test Conference (ITC), 1997, pp. 146–155.
- [8] Ibraheem Kateeb, M. Bikdash, N. Dogan, "Meta modeling of RFIC integrated inductors using ASITIC simulation data", IEEE SoutheastCon10, DOI: 10.1109/SECON.2010.5453816, 2010
- [9] C. F. Hawkins and J. M. Soden, "Deep Submicron CMOS Current IC Testing: Is There A Future?", IEEE Design and Test of Computers, Oct-Dec. 1999, pp. 14–15.
- [10] Z. Chen, M. Johnson, L. Wei, K. Roy, "Estimation of standby leakage power in CMOS circuits considering accurate modelling of transistor stacks", in: Proceedings of the International Symposium on Low Power Electronics and Design, 1998, pp.239–244.
- [11] Z. Chen, L. Wei, A. Keshavarzi, K. Roy, "IDDQ testing for deep-submicron ICs: challenges and solutions", IEEE Des. Test Comput.19 (2) (2002)24–33
- [12] C.-L. Chang, C.-C. Chang, H.-L. Chan, C.H-P. Wen, J. Bhadra, "An intelligent analysis of IDDQ data for chip classification in very deep-submicron (VDSM) CMOS technology", in: Proceedings of the IEEE Asian Pacific Design
- [13] M.J. Beresinski, T. Borejko, W. A. Pleskacz, V. Stopjakova, "Built-in-current monitor for IDDQ testing in CMOS 90 nm technology", in: Proceedings of the 11th Workshop on Design and Diagnostics of Electronic Circuits and Systems (DDECS), 2008, pp.259–262.
- [14] H. Singh, K. Agarwal, D. Sylvester, K. J. Nowka, "Enhanced leakage reduction techniques using intermediate strength power gating", IEEE Trans. Very Large Scale Integrated Circuits (VLSI) Syst.15(11)(2007)1215–1224.
- [15] M. Sachdev, "IDDQ Test and Diagnosis in Deep Submicron", IEEE Int'l Workshop on IDDQ Testing, Washington, DC, pp. 84-89, 1995.
- [16] A. Keshavarzi, K. Roy, and C. F. Hawkins, "Intrinsic Leakage in Low Power Deep Submicron CMOS ICs", IEEE Int'l Test Conf., Nov. 1997, pp. 146-155.
- [17] Bruce Carter and L.P. Huelsman, "Handbook Of Operational Amplifier Active RC Networks" Application Report, TEXAS Instruments – October 2001.
- [18] Semiconductor Device Fundamentals 2nd Edition, by Robert Pierret, 2017