International Journal of Science and Research (IJSR) ISSN: 2319-7064 SJIF (2022): 7.942

Design of Low Power Logic Gates for VLSI Design Circuits

Telagamalla Gopi

Assistant Professor, Department of Electronics and Communication Engineering, Annamacharya Institute of Technology and Science's, Hyderabad, Telangana State, India

Abstract: High power consumption has become key role in VLSI design circuits, when it comes in battery - operated applications such that to save the battery life. Short - circuit power and switching power play key role in power dissipations, there are so many techniques to reduce power. By stacking arrangement, we can reduce power and we can utilize technique for various circuits. In this paper NAND and NOR gates realized, stacking technique consumes low power than standard reduction techniques. These circuits are simulated in Tanner EDA Tool with Generic 250 nm transistors.

Keywords: NAND gate, NOR gate, Leakage Power, STACK, CMOS Transistor

1. Introduction

Digital systems have increasing demands in the area of low power consumption. area, power consumption, and propagation delay are significant designing parameters. High power consumptions lead to reduce battery life and it requires more cooling and packaging cost. We can reduce the power by reducing sizes of the devices, frequency and by using low load capacitance. In this paper low power ON transistor is used to reduce power consumption.

Source of Power Consumption

The short - circuit energy dissipation results due to short circuit path current flowing from the power supply to the ground during dynamic of a static CMOS gate. Short - circuit energy constitutes 10 - 20% of the total energy dissipation of a static CMOS gate. The dynamic power consumption of a CMOS IC is calculated by adding the switching power consumption (P, and load capacitance power consumption. Transient power consumption is due to the current that flows only when the transistors of the devices are switching from one logic state to another. For better results large capacitive load is required but it increases the power dissipatio0n in dynamic state. Leakage power plays import role in CMOS circuits there are so many leakage currents in CMOScircuits. Energy consumes approximately 40 - 50 percentage of total power dissipation



Dynamic power deals with short circuit and switching power whereas static power deals with static leakage power. Switching power: When there is a toggle of zero to one or vice versa charging and discharging of the parasitic capacitor happens. Static power leakage: Leakage power is mainly due to the reverse bias P - N junction current and sub - threshold channel conductance current. Sub - threshold power is due to the leakage current below the threshold voltages.

When both transistors are ON short circuit current is present and that is due to delay in rise time and fall times short circuit current power dissipation is present. there are so many ways to reduce short circuit power. by using stacking of NMOS transistors leakage power reduce greatly. By using muilt - threshold and various threshold CMOS circuits we reduce the leakage and short circuit power.



2. Proposed Technique

In the proposed technique, the logic block contains two SAPON transistors (PMOS and NMOS) whose gate terminal is connected to the ground and Vdd which operates in the active region. EDA trainer tool is used to analyze power. In this two leakage control transistors are built outside the circuit which increase the resistance between the Vdd and ground and also sub threshold leakage current is also reduced. In addition to this with CMOS SAPON transistors power switching performance increased. SAPON PMOS is placed above pull - up network and SAPON NMOS transistor is place below pull - down network. These two SAPON transistors need to operate in an active region which in turn makes them active in all phases. Hence, it provides desirable output by maintaining low power consumption across circuits.

When logic 0 is given PMOS transistor is on and NMOS transistor is OFF and SAPON transistors remain in active, output reads 1. Similarly when logic 1 is applied PMOS is OFF and NMOS transistor is ON and SAPON transistors remain active output will be logic 0.

NAND and NOR gates:



Figure 3: NAND gate NOR gate

Simulation Results

Proposed technique reduce 26% compared to existing method NAND, NOR gate transient analysis is for given

combination of inputs and simulation results are observed in Tanner EDA

International Journal of Science and Research (IJSR) ISSN: 2319-7064 SJIF (2022): 7.942



Figure 4: Simulation Results

3. Conclusion

In low power VLSI circuits, power dissipation plays key role to get optimize results. Using SAPON technique 26% power can be saved compared to existing method which in turn saves energy and yields better performance. Since we have achieved low power consumption using SAPON techniques in basic logic gates, one can attain the same in combinational circuits which are derived from basic gates.

References

- SainiranjanMuchakayala, OwaisShah, "An Effective Sleep State Approach in Low leakage Power, VLSI Design, "International Research Journal of Engineering and Technology, vol.03, May2016.
- [2] Subrat Mahalik, M. Bhanu Teja, "Leakage Power Reduction in CMOSVLSI," International Journal of Engineering Research & Technology, vol.03, May2014.
- [3] Chanchal Kumar, Avinash Sharan Mishra, and Vijay Kumar Sharma, "Leakage Power Reduction in CMOS Logic Circuits Using Stack ONOFIC Technique, "In Proc. Second International Conference on Intelligent Computing and Control Systems, 2018.
- [4] R. Lorenzo and S. Chaudhury, "LCNT-an approach to minimize leakage power in CMOS integrated circuits. Microsystem Technologies, "vol.23, no.9, pp4245– 4253, 2017.
- [5] V. K. Sharma, M. Pattanaik and B. Raj, "ONOFIC approach: low power high speednanoscale VLSI circuits design," International Journal of Electronics, 2013.
- [6] A. Abdollahi, F. Fallah, and M. Pedram, "Leakage current reduction in CMOSVLSI circuits by input vector control, "IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol.12, pp.140–154, Feb2004.
- [7] N. Hanchate, and N. Ranganathan, "LECTOR: A technique for leakage eduction in CMOS circuits," IEEE Transactions on Very Large ScaleIntegration

(VLSI) Systems, vol.12, pp.196–205, Feb2004.

- [8] Jr. Alberto Wiltgen, Kim A. Escobar, André I. Reis, Renato P. Ribas, "Power Consumption Analysis in Static CMOS Gates, "Integrated Circuits and Systems Design, Sep2013.
- [9] A. P. Chandrakasan, S. Shengand R. W. Brodersen, "Low power CMOS digital design," IEEE J. Solid -State Circuits, vol.27, pp.473 - 484, Apr1992.
- [10] RajeshYadav, Reetu, RekhaYadav, "Dynamic power reduction techniques for CMOS logics using 45nm technology, "International Conference on Intelligent Computing and Smart Communication 2019, pp.1117 -1126, Dec2019.

Author Profile



Telagamalla Gopi Received B - Tech degree from Scient Institute of Technology Hyderabad, completed M - Tech with VLSI system design from Sree dattha Institute of Engineering and Science. Currently working as Assistant Professor in Annamacharya Institute of Technology and Sciences, Hyderabad. Has

published seven research papers in reputed journals. Areas of interest include digital signal processing and VLSI.

Volume 12 Issue 3, March 2023 www.ijsr.net

Licensed Under Creative Commons Attribution CC BY DOI: 10.21275/SR23301224601

81